E20T M T44 0621080 41T M T053 54E D

### TOSHIBA

UNDER DEVELOPMENT

TMP90C844

T-49-19-08

### CMOS 8-BIT MICROCONTROLLERS

#### TMP90C844N/TMP90C844F

#### 1. **OUTLINE AND CHARACTERISTIC**

TMP90C844 is a high speed, high performance 8-bit microcontroller developed for application in the control of various devices.

TMP90C844, CMOS 8-bit microcontroller, integrates an 8-bit CPU, ROM, RAM, A/D converter, multi-function timer/event counter, general-purpose serial interface and slave functions in a single chip, and with which external program memory and data memory can be extended up to 56KB.

TMP90C844N is a device with a 64pin shrink DIP. TMP90C844F is a device with a 64pin flat package. The following are the features of TMP90C844.

- (1) Highly efficient instructions 163 types of basic instructions, including Multiplication, division, 16-bit arithmetic operations, bit manipulation instructions.
- (2) Minimum instruction executing time: 250ns (at 16MHz oscillation frequency)
- (3) Built-in ROM: 8KB

(4) Built-in RAM: 256 bytes


- (5) Memory expansion External program memory : 56KB External data memory ÷ 56KB
- (6) Highly accurate 8-bit A/D converter (4 channels)
- (7) General-purpose serial interface (1 channel) With asynchronous mode and I/O interface mode
- (8) Multi-function 16-bit timer/event counter (1 channel)
- (9) 8-bit timer (4 channels)
- (10) Stepping motor control and pattern generation ports (2 channels)
- (11) Input/Output ports: 54 pins
- (12) Slave function
- (13) Interrupt function: 12 internal, 3 external
- www.aatasheethu.com (14) Micro Direct Memory Access (DMA) function (13 channels)
- (15) Watchdog timer function
- (16) Standby function (3 HALT modes)

MCU90-505

🖞 🙏 a 📢 a 🕺 🖉 a 🗍

TOSHIBA

TMP90C844





MCU90-506

TMP90C844

### 2. PIN ASSIGNMENT AND FUNCTIONS

The assignment of input/output pins for TMP90C844, their name and outline functions are described below.

#### 2.1 Pin Assignment

Figure 2.1 (1) shows pin assignment of TMP90C844N.


VREF 🗖	1		64		
AGND 🖂	2		63	🖵 P47	(INT2/T15)
(AN0) P50 🗖	3		62	🖵 P46	(INT1/TI4)
(AN1) P51 🗖	4		61	🗆 P45	(INT0/TI2)
(AN2) P52 🖂	5		60	🗅 P44	(TIO)
(AN3) P53 🖂	6		59	🗖 P43	(TO5)
(SWR) P30 🗀	7		58	🗇 P42	(TO4)
(SRD) P31 🗖	8		57	🗆 P41	(TO3)
(SCS) P32 🗖	9		56	<b>□ P40</b>	(TO1)
(C/D) P33 🗔	10		55	🗆 P73	(M13)
(STA) P34 🗖	11		54	🗅 P72	(M12)
(RxD) P35 🗖	12		53	<b>P71</b>	(M11)
(SCLK) P36 🖂	13	4	52	🗇 P70	(M10)
(TxD) P37 🗀	14	8 4	51	🗖 P63	(M03)
(SB0) P20 🗖	15	U	50	🗇 P62	(M02)
(SB1) P21 🗖	16	06	49	🖵 P61	(M01)
(SB2) P22 🗀	17	<u>а</u>	48	🗖 P60	(M00)
(SB3) P23 🗖	18	Σ	47	🗅 RESET	,
(SB4) P24 🗀	19	F	46	🗖 P57	(WR)
(SB5) P25 🗆	20		45	🖵 P56	(RD)
(SB6) P26 🗖	21		44	□ськ	
(SB7)/(WAIT) P27	22		43	🖵 P17	(A15)
(AD0) P00 🗖	23		42	□ P16	(A14)
(AD1) P01 🗖	24		41	<b>口</b> Р15	(A13)
(AD2) P02 🖂	25		40	□ P14	(A12)
(AD3) P03 🗖	26		39	□ P13	(A11)
(AD4) P04 🗖	27		38	□ P12	(A10)
(AD5) P05 🗖	28		37	□ P11	(A9)
(AD6) P06 🖂	29		36	🖵 P10	(A8)
(AD7) P07 🗖	30		35		
	31		34	□ X2	
GND 🗖	32		33	□ X1	

Figure 2.1 (1) Pin Assignment (Shrink DIP)

-----

#### TOSHIBA

TMP90C844






Figure 2.1 (2) Pin Assignment (Flat Package)

TOSHIBA (UC/UP)

## TOSHIBA

#### TMP90C844

### 2.2 Pin Names and Functions

### The names of input/output pins and their functions are summarized in Table 2.2.

Table 2.2 (1/3)

Pin name	No. of pins	I/O or tristate	Function		
P00~P07	8	I/O	Port 0: An 8-bit I/O port. Each bit can be set for input or output.		
/AD0~AD7		/Tristate	Address/data bus: Operates as an 8-bit bi-directional address bus or data bus when using external memory.		
P10~P17	8	I/O	Port 1: An 8-bit I/O port. Each bit can be set for input or output.		
/A8~A15		/Output	Address bus: Operates as an address bus (upper 8 bits) when using external memory		
P20~P27	8	I/O	Port 2: An 8-bit I/O port. Each bit can be set for input or output.		
/SB0~SB7	(8)		Slave bus: When used as a slave processor, operates as the slave bus for the transfer of data to and from the master processor.		
WAIT	(1)	/Input	Wait: Input pin for connecting a memory or peripheral LSI with delayed access time.		
P30~P37	8	1/0	Port 3: 8-bit I/O port which allows I/O selection on bit basis (with programmable pull-up resistor).		
/SWR	(1)	/Input	Slave write: The strobe signal input to write data from the master processor.		
/SRD	(1)	/Input	Slave read: The strobe signal used by the master processor to read data.		
/ <del>SCS</del>	(1)	/Input	Slave chip select: The chip select signal input from the master processor.		
C/D	(1)	Input	Command/data: The command/data select signal input from the master processor.		
/STA	(1)	/Output	Status output: Used to report the slave bus status to the master processor.		
RxD	(1)	Input	Receiver of serial data		
/SCLK	(1)	/I/O	Serial clock		
/TxD	(1)	/Output	Transmitter of serial data		

# TOSHIBA (UC/UP)

54E D M 9097249 0021085 TTL TOS3

## TOSHIBA

TMP90C844

## Table 2.2 (2/3)

Pin name	No. of pins	I/O or tristate	Function
P40~P47	8	I/O	Port 4: 8-bit I/O port which allows I/O selection on bit basis (with programmable pull-up resistor).
/ТО1, 3, 4, 5	(4)	/Output	Timer outputs 1, 3, 4, and 5: Output ports for timer 0, or timer 1, timer 2, timer 3 and timer 4 (2 lines).
/TIO, 2, 4, 5	(4)	/input	Timer inputs 0, 2, 4, and 5: Input ports for timer 0, or timer 1, timer 2 and timer 4 (2 lines).
/INTO	(1)	/Input	Interrupt request terminal 0: Interrupt request pin 0: Level/rise edge programmable interrupt request pin
/INT1 /INT2	(1)	/input /input	Interrupt request terminal 1: Interrupt request pin 1: Rise/fall edge programmable interrupt request pin
711172	(1)	mpor	Interrupt request terminal 2: Interrupt request pin 2: Rise edge interrupt request pin
P50~P53	4	Input	Ports 50 ~ 53: 1-bit output ports.
/AN0~AN3			Analog input: 4 analog inputs to A/D converter.
P56	1	Output	Port 56: A 1-bit output port.
/RD			Read: Strobe signal output for reading external memory.
P57	1	Output	Port 57: A 1-bit output port.
/WR			Write: Strobe signal output for writing external memory.
P60~P63	4	1/0	Port 6: 4-bit I/O port which allows I/O selection on bit basis.
/M00~ M03		/Output	Stepping motor control port 0 or pattern generation port 0
P70~P73	4	1/0	Port 7: 4-bit I/O port which allows I/O selection on bit basis.
/M10~ M13		/Output	Stepping motor control port 0 or pattern generation port 1
ALE	1	Output	Address latch enable
CLK	1	Output	Clock output: Generates clock pulse at 1/4 frequency of clock oscillation. It is pulled up during resetting.
ĒĀ	1	Input	External access: Connects to the Vcc pin when the TMP90C844 built ROM is used.

TMP90C844

Table 2.2 (3/3)

Pin name	No. of pins	l/O or tristate	Function
RESET	1	Input	Reset: Initializes TMP90C844 (pull-up resistance is built-in).
X1, X2	2	I/O	Crystal oscillator connection pin
VREF	1		Input of reference voltage to A/D converter
AGND	1		GND pin for A/D converter
Vcc	1		Power supply pin ( + 5V +/- 10%)
GND	1		GND pin (0V)

#### 3. OPERATION

This section explains the functions and basic operations of the TMP90C844 in blocks.

#### 3.1 CPU

TMP90C844 has a built-in, high performance 8-bit CPU.

For the operation of the CPU, see "TLCS-90 CPU" described in the previous section. This section explains the CPU functions unique to the TMP90C844 that are not explained in "TLCS-90 CPU".

#### 3.1.1 Reset

Figure 3.1 (1) shows the basic timing of reset.

To reset TMP90C844, it is required that the power supply voltage is within operating range, the internal oscillator is stably functioning, and  $\overline{\text{RESET}}$  input be kept at "0" at least 10 system clocks (10 states: 2 microseconds with 10 MHz system clock).

When reset is accepted, among I/O common ports, port 0 (address data bus AD0~AD7), port 1 (address bus A8~A15) and port 2 are set to input status (with high impedance). Output ports P56 (RD) and P57 (WR) and CLK are set to "1" and ALE is cleared to "0".

CPU registers and external memory are not changed. However, program counter PC and interrupt enable/disable flag IFF are cleared to "0". The A register becomes undefined.

When the reset is released, instruction execution starts from address 0000H.

TMP90C844




Figure 3.1 (1) Reset Timing of TMP90C844

#### 3.1.2 EXF (Exchange flag)

The exchange flag EXF is inverted when the EXX instruction is executed to exchange data between the TMP90C844 main registers and auxiliary registers. This flag is assigned to bit 1 at memory address FFD2H.

	$\sim$	7	6	5	4	3	2	1	0
	bit Symbol	WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTMO	EXF	DRIVE
WDMOD (FFD2H)	Read/Write			R/	w	<u>.</u>	·	R	R/W
(110211)	After reset	1	0	0	0	0	0	Un-defined	0
	Function	1: WDT Enable	WDT detec 00: 2 01: 2 10: 2 11: 2	16/fc 18/fc 20/fc	Warming up tim <del>e</del> 0: 2 <sup>14</sup> /fc 1: 2 <sup>16</sup> /fc	Standby m 00: R 01: S 10: II 11: -	UN TOP DEL1	each time the EXX instructio n is	1: Drives the pin even in the STOP mode

#### 3.1.3 Wait Control

For the TMP90C844, wait control register (WAITC) is assigned to bits 0 and 1 at memory address FFD1H.

TMP90C844

	$\sim$	7	6	5	4	3	2	1	0
	bit Symbol	-	-	-	-	-	RDE	WAITC1	WAITC0
P25FR	Read/Write						R/W	R/	w
(FFD1H)	After reset						0	0	0
	Function						RD control 1: Always RD output	00: 2 st	ate wait mal Wait

#### 3.2 Memory Map

The TMP90C844 can provide a maximum 64Kbyte program and data memory. The program and data memories may be allocated to the addresses 0000H~FFFFH.

(1) Built-in ROM

TMP90C844 has an internal 8-byte ROM. This ROM is located at addresses 0000H~1FFFH. Program execution starts from address 0000H after a reset operation.

Addresses 0008H~0078H in the internal ROM area are used as the interrupt processing entry area.

(2) Built-in RAM

TMP90C844 contains a 256-byte built-in RAM which is allocated to the addresses FEC0H~FFBFH. The CPU can also access some portions of the RAM (192 byte area FF00H~FFBFH) using short instruction codes in the direct addressing mode.


Addresses of FF18H~FF78H this RAM area are used as the parameter area for micro DMA processing. (This area can freely be used when micro DMA function is not used.)

(3) Built-in I/O

TMP90C844 uses 56 bytes of the address space as a built-in I/O area. The area is allocated to the addresses FFC0H~FFF7H. The CPU can access the built-in I/O using short instruction codes in the direct addressing mode.

Figure 3.2 shows the memory map and the access ranges of the CPU for each addressing mode.

TMP90C844





MCU90-515

TMP90C844

#### 3.3 Interrupt Functions

TMP90C844 provides the two processing modes for internal and external interrupt requests; a general-purpose interrupt processing mode and a micro DMA processing mode in which the CPU can automatically transfer data.

Immediately after a reset is released, all the responses to interrupt requests are set in the general-purpose interrupt processing mode. Using DMA enable/disable register which will be described later, each interrupt request can be set to the micro DMA processing mode.

Figure 3.3 (1) shows a flowchart of the interrupt response sequence.




Figure 3.3 (1) Interrupt Response Flowchart

When an interrupt request is generated, it is reported to the CPU via the built-in interrupt controller. The CPU starts the interrupt processing if it is a non-maskable or maskable interrupt requested in the EI state (interrupt enable/disable flag (IFF bit of the F register) = "1").

However, a maskable interrupt in the DI state (IFF = "0") is ignored and not accepted. (The CPU samples interrupt requests at the fall edge of CLK signal of the last bus cycle of each instruction.)

When an interrupt is accepted, the CPU first reads the interrupt vector from the built-in interrupt controller to find out the source of the interrupt request.

Then, the CPU checks if the request should be processed in the general-purpose interrupt processing mode or micro DMA processing mode, and proceeds to the appropriate process.

The interrupt vector is read in an internal operation cycle, so the bus cycle results in dummy cycles.

TMP90C844

### 3.3.1 General purpose Interrupt Processing

Figure 3.3 (2) shows the flow of general-purpose interrupt processing.

The CPU first saves the contents of program counter PC and register AF (including the interrupt enable/disable flag just before the interrupt is issued) into the stack and resets the interrupt enable/disable flag IFF to "0" (interrupt disable). Finally, it transfers the contents "V" of interrupt vector to the program counter and jumps to the interrupt processing program.

The overhead for the entire process from accepting an interrupt to jumping to an interrupt processing program is 20 states.




Figure 3.3 (2) General Purpose Interrupt Processing

The interrupt processing program ends with RETI instruction for both non-maskable and maskable interrupts.

When this instruction is executed, the contents of the program counter PC and register AF will be restored from the stack (returns to the interrupt enable/disable flag just before the interrupt was issued).

When the CPU reads an interrupt vector, the interrupt request source acknowledges that the CPT accepts the request, and then clears the request.

Non-maskable interrupts cannot be disabled by program. Maskable interrupts, however, can be enabled or disabled by programming. An interrupt enable/disable flip-flop (IFF) is provided on the bit 5 of the F register in the CPU.

Interrupts are enabled by setting IFF to "1" with the EI instruction and disabled by resetting IFF to "0" with the DI instruction. IFF is reset to "0" by reset operation or the acceptance of any interrupt (including non-maskable interrupts).

Interrupts enabled with the EI instruction become effective when the instruction after the EI is executed.

Table 3.3 (1) shows the interrupt sources.

Priority order	Туре	Interrupt source	Vector value/8	Vector value	Start address of general- purpose interrupt processing	Start address of micro DMA processing parameter
1	Non-	SWI instruction		08H	0008H	
2	maskable	INTWD (watchdog)		10H	0010H	
3		INTO (External input 0)	03H	18H	0018H	FF18H
4		INTTO (Timer 0)	04H	20H	0020H	FF20H
5		INTT1 (Timer 1)	05H	28H	0028H	FF28H
6		INTT2 (Timer 2)	06H	30H	0030H	FF30H
6		INTAD (A/D conversion end)	06H	30H	0030H	FF30H
7	Maskable	INTT3 (Timer 3)	07H	38H	0038H	FF38H
8		INTT4 (Timer 4)	08H	40H	0040H	FF40H
9		INT1 (External input 1)	09H	48H	0048H	FF48H
10		INTT5 (Timer 5)	0AH	50H	0050H	FF50H
11		INT2 (External input 2)	OBH	58H	0058H	FF58H
12		INTRX (Serial receiving end)	ОСН	60H	0060H	FF60H
13		INTTX (Serial transmission end)	ODH	68H	0068H	FF68H
14		INTFL (Slave buffer full)	OEH	70H	0070H	FF70H
15	P.	INTEP (Slave buffer empty)	0FH	78H	0078H	FF78H

Table 3.3	(1) Interi	rupt Sources
-----------	------------	--------------

Note: Either INTT2 or INTAD interrupt is selected by the A/D interrupt selection register INTEH<ADIS>.

EZOT

The "priority order" in the table 3.3 (1) indicates the order of the interrupt sources to be acknowledged by the CPU when two or more interrupts are requested at one time.

If interrupt requests of 4th and 5th orders are generated at the same time, for example, an interrupt of the "5th" priority is acknowledged after the "4th" priority interrupt processing has been completed by a RETI instruction. However, the "5th" priority interrupt can be acknowledged immediately by executing an EI instruction in a program that processes the "4th" priority interrupt.

The built-in interrupt controller only determines the priority of interrupt sources which are to be accepted by the CPU when two or more interrupts are requested at a time.

It is, therefore, unable to compare the priority of interrupt being executed with the one being requested.

To enable other interrupt while an interrupt is being processed, set an interrupt enable/disable flag for the interrupt source to be enabled and execute EI instruction.

#### 3.3.2 Micro DMA Processing

Figure 3.3 (3) shows the flowchart of micro DMA processing. The CPU first loads parameters (addresses of source and destination, and transfer mode) necessary for the data transfer between memories from an address modified by an interrupt vector value. After the data transfer between the memories according to these parameters, the parameters are updated and saved into the original locations. The CPU then decrements the number of transfers, and completes the micro DMA processing unless the result is "0". If the number of transfers become "0", the CPU proceeds to the generalpurpose interrupt handling described in the previous section. TOSHIBA (UC/UP)

54E D M 9097249 0021095 940 M TOS3

#### TOSHIBA





Figure 3.3 (3) Micro DMA Processing Flowchart

Since most interrupt processing involves only simple data transfers, the micro DMA processing executes such processing only by hardware. Accordingly, the micro DMA processing can handle the interrupt in a higher speed than the conventional processing using software. Naturally, the CPU registers are not affected by the micro DMA processing.

Figure 3.3 (4) shows the functions of the parameters used in the micro DMA processing.



Parameters for micro DMA processing are located in the internal RAM area (see Table 3.3 (1) Interrupt Sources). The start address of each parameter for micro DMA processing becomes "FF00H+interrupt vector value", 6 bytes of which are used as the parameter. When micro DMA processing mode is not used, the area can be freely used as user memory.

The parameters consist of the number of transfers, destination address, source address, and transfer mode. The number of transfers specifies the number of data transfers accepted by micro DMA processing. A single time micro DMA processing transfers 1-byte or 2-byte data. The number of transfers is 256 when the number of transfers value is "00H". Both the destination and source addresses are specified by 2-byte data. The address space available for the micro DMA processing ranges  $0000H \sim FFFFH$ .

MCU90-521

Bits 0 and 1 of the transfer mode indicate the mode updating the source and/or destination, and the bit 2 indicates the data length (one byte or two bytes).

Table 3.3 (2) shows the relation between transfer modes and the incremented or decremented values of the destination/source addresses.

Transfer mode		Function	Destination address	Source address
000	1-byte transfer:	Fix the current destination/ source addresses	0	` O
<b>00</b> 1	1-byte transfer:	Increment the destination address	+1	0
010	1-byte transfer:	Increment the source address	0	+ 1
011	2-byte transfer:	Decrement the source address	0	- 1
100	2-byte transfer:	Fix the current destination/source addresses	0	0
101	2-byte transfer:	Increment the destination address	+ 2	0
110	2-byte transfer:	Increment the source address	o	+ 2
111	2-byte transfer:	Decrement the source address	0	-2

021290

In the 2-byte transfer mode, data are transferred as follows:

(Destination address)	←	(Source address)
(Destination address + 1)	←	(Source address $+ 1$ )

Similar data transfers are made in the modes that "decrement the source address" and addresses are updated as shown in the table 3.3(2).

Address updating in micro DMA processing is designed considering the I/O transfer from/to memory. Therefore, at least either destination or source address is fixed.

Figure 3.3 (5) shows an example of the micro DMA processing that handles data receiving of internal serial I/O.

This is an example of executing "an interrupt processing program after serial data receiving" after receiving 7-frame data (Assume 1 frame = 1 byte for this example) and saving them into the memory addresses FF00H~FF06H.

```
TOSHIBA
                                                                                             TMP90C844
         CALL
                                            Initial setting for serial receiving.
                  SIOINIT
                                       :
         SET
                  3,(0FFF4H)
                                            Enable an interrupt for serial data receiving.
                                       ;
         SET
                  3,(0FFF6H)
                                           Set the micro DMA processing mode for serial receiving
                                       ;
                                           interrupt.
         LD
                  (OFF60H),7
                                           Set the number of transfers = 7.
                                       2
         LDW
                  (0FF61H), 0FF00H
                                           Set FF00H for the destination start address.
                                       ;
         LDW
                  (OFF63H), OFFE8H
                                           Set FFEBH for the source (serial receiving buffer) address.
                                       ;
         LD
                  (OFF65H),1
                                           Set the transfer mode (1-byte transfer; increment
                                       ;
                                           destination address).
        EI
         :
          •
        ORG
                  0060H
        Interrupt processing program after serial data receiving
```

RETI

060890

Figure 3.3 (5) Example of Micro DMA Processing


For the bus operation in the general-purpose interrupt processing and micro DMA processing, see "Table 1.4 (2) Bus Operation for Executing Instructions" in the previous section "TLCS-90 CPU".

Execution time for micro DMA processing (when decremented number of transfers is not zero) is 46 states (5.75  $\mu$ s at 16 MHz oscillation), regardless of whether 1-byte or 2-byte transfer mode is used.

Figure 3.3 (6) shows the flowchart of overall interrupt processing.

Χ.

54E D 🗰 9097249 0021099 596 📰 TOS3\*



310189





TMP90C844

#### 3.3.3 Interrupt Controller

Figure 3.3 (8) shows the block diagram of interrupt circuit. The left half of this diagram shows the interrupt controller, and the right half includes the CPU's interrupt request signal circuit and the HALT release signal circuit.

The interrupt controller has an interrupt request flip-flop, interrupt enable/disable flag, and micro DMA enable/disable flag for each interrupt channel (total; 15 channels). The interrupt request flip-flop latches an interrupt request when it is issued from the peripheral devices. This flip-flop is reset to "0" when reset operation or interrupt is accepted by the CPU and the vector of that interrupt channel is read by the CPU, or when the CPU executes an instruction that clears the interrupt request for the specified channel (write "vector divided by 8" into the memory address FFEAH). For example, when executing

#### LD (0FFEAH), 38H/8


the interrupt request flip-flop of interrupt channel "INTT3" whose vector value is 38H will be reset to "0". (Write to FFEAH even when clearing the interrupt request flag that is assigned to FFEBH.)

The status of an interrupt request flip-flop can be known by reading the memory address FFEAH or FFEBH. "0" denotes there is no interrupt request, and "1" denotes that an interrupt is requested. Figure 3.3 (7) shows the bit configuration of the interrupt request flip-flops. Ľ.

54E D - 9097249 0021101 T74 - C 342

### TOSHIBA

TMP90C844




Note: When "vector value/8" is written in memory address FFEAH, the specified interrupt request flag will be cleared.

Figure 3.3 (7) Interrupt Request Flip-flops

į

### TOSHIBA

TMP90C844



MCU90-527

The interrupt enable/disable flags provided for all interrupt request channels are assigned to the memory address FFF4H or FFF5H. Interrupts for a channel are enabled by setting the flag to "1". The flags are cleared to "0" by resetting.

The micro DMA enable/disable flag also provided for each interrupt request channel is assigned to the memory address FFF6H or FFF7H. The interrupt processing for each channel is placed in the micro DMA processing mode by setting this flag to "1". This flag is cleared to "0" (general-purpose interrupt processing mode) by resetting.

Figure 3.3 (9) shows the bit configurations for interrupt enable/disable flag and micro DMA enable/disable flag.

Interrupt by timer 2 (INTT2) and that by A/D converter (INTAD) use a common interrupt request channel. Immediately after resetting, INTT2 is input in the interrupt controller. To use INTAD, set "INTT2/INTAD selection bit" (ADIS: bit 5 of memory address FFF5H) to "1".

Interrupt	Common pin	Mode	Setting
		J <sup>●</sup> ∖⊂ Level	INTEH <edge>=0</edge>
INTO P45	Rise edge	INTEH < EDGE > = 1	
		_∫ Rise edge	T4MOD <capm1, 0="">=0,0 or 0,1 or 1,1</capm1,>
INT1	P46	<b>√</b> Fall edge	T4MOD <capm1,0>=1,0</capm1,0>
INT2	P47	_f Rise edge	

External interrupt features are as follows.

For the pulse width for external interrupt, refer to "4.7 Interrupt Operation".

Be careful that the following five are exceptional circuits.

#### TMP90C844

INT0 level mode	As the INTO is not edge type interrupt, the interrupt request flip-flop function is canceled, and thus an interrupt request from peripheral devices passes through S input of the flip-flop to become Q output. When the mode is changed over (from edge type to level type), the previous interrupt request flag will be cleared automatically. When the mode is changed from level to edge, the interrupt request flag set in the level mode is not cleared. Thus, use the following sequence to clear the interrupt request flag.
	DI SET 6, (0FFF5H) : Switch the mode from level to edge LD (0FFEAH), 03H : Clear interrupt request flag EI
INTAD	The interrupt request flip-flop can be cleared only by reset operation or reading the register that stores the A/D conversion value, and cannot be cleared by instruction. When the interrupt source is changed (from INTAD to INTT2), the previous interrupt request flag is cleared automatically.
INTRX	The interrupt request flip-flop is cleared only by reset operation or reading the serial channel receiving buffer, and cannot be cleared by an instruction.
INTFL	The interrupt request flip-flop is cleared only by reset operation or reading the slave bus input data buffer, and cannot be cleared by an instruction.
INTEP	The interrupt request flip-flop is cleared only by reset operation or writing the slave bus output data buffer, and cannot be cleared by an instruction.

TMP90C844




Figure 3.3 (9) Interrupt Enable/Disable Flags

Ļ

TMP90C844

		7	6	5	4	3	2	1	0			
DMAEL (FFF6H)	bit Symbol	DET4	DE1	DET5	DE2	DERX	DETX	DEFL	DEEP			
	Read/Write		R/W									
	After reset	0	0	0	0	0	0	0	0			
	Function		1:	Enable		0: Disab	de					
							→INTEP DN →INTFL DM →INTTX DM →INTTX DM →INT2 DM →INTT5 DM →INTT5 DM	1A enable/d /IA enable/d /IA enable/d A enable/di /IA enable/di A enable/di	isable flag disable flag disable flag sable flag lisable flag sable flag			




Figure 3.3 (10) Micro DMA Enable/Disable Flag

TOSHIBA (UC/UP)

### TOSHIBA

TMP90C844

#### 3.4 Standby Function

When a HALT instruction is executed, TMP90C844 enters the RUN, IDLE1, or STOP mode according to the contents of the halt mode setting register. The features are as follows:

- (1) RUN : Only the CPU halts, and the power consumption remains unchanged.
- (2) IDLE1 : Only the internal oscillator operates, while all other internal circuits halt. Power consumption is 1/10 or less than that during normal operation.
- (3) STOP : All internal circuits halt, including the internal oscillator. Power consumption is extremely reduced.

The HALT mode setting register WDMOD<HALTM1,0> is assigned to bits 2 and 3 of memory address FFD2H in the built-in I/O register area (all other bits are used to control other block functions). The RUN mode ("00") is entered by resetting.

These HALT states can be released by requesting an interrupt or resetting. Table 3.4 (2) shows how to release the HALT state. If the CPU is in the EI state for non-maskable or maskable interrupt, the interrupt will be acknowledged by the CPU and the CPU starts interrupt processing. If the CPU is in the DI state for maskable interrupt, the CPU restarts execution from the instruction following HALT instruction, but the interrupt request flag remains at "1".

Even when HALT state is released by reset operation, the state (including the builtin RAM) just before entering the HALT state can be retained. However, if HALT instruction has already been executed in the built-in RAM, the RAM contents may not be retained.

		7	6	5	4	3	2	1	0
WDMOD	bit Symbol	WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	EXF	DRIVE
	Read/Write	d/Write R/W R/W		R/W	R/	w	R	R/W	
(FFD2H)	After reset	1	0	0	0	0	0	Undefined	0
	Function	1: WDT Enable	00:2 <sup>16</sup> /fc 01:2 <sup>18</sup> /fc 10:2 <sup>20</sup> /fc 11:2 <sup>22</sup> /fc	WDT Dete- cting time	Warming up time 0 : 2 <sup>14</sup> / fc 1 : 2 <sup>16</sup> / fc	Standby m 00 : RUN 01 : STOP 10 : IDLE 11 : Reser	mode mode 1 mode	Undefined Inverts each time EXX instruction is executed.	1 : Drives the pin even in STOP mode
		Explaine	d in 3.11 "	'Watchde	og Timer"	]		Explaine "STOP m ange flag (Ex ? "Register")	



MCU90-532

#### TMP90C844

#### 3.4.1 RUN Mode

Figure 3.4 (2) shows the timing for releasing the HALT state by an interrupt during RUN mode. In the RUN mode, the system clock inside MCU does not stop even after HALT instruction has been executed; the CPU merely stops executing instructions. Accordingly, the CPU repeats dummy cycle until HALT state is released. In the HALT state, interrupt requests are sampled at the fall edge of CLK signal.




Figure 3.4 (2) HALT Release Timing Using Interrupts in RUN mode

TMP90C844

FZOT

### TOSHIBA

#### 3.4.2 IDLE1 Mode

Figure 3.4 (3) shows the timing for releasing the HALT mode by interrupts in the IDLE1 mode.

In the IDLE1 mode, only the internal oscillator operates, the system clock inside MCU stops and CLK signal is fixed to "1".

In the HALT state, interrupt requests are sampled asynchronously with the system clock, whereas the HALT release (restart of operation) is performed synchronously with it.




Figure 3.4 (3) HALT Release Timing Using Interrupts in IDLE1 mode.

#### TMP90C844

#### 3.4.3 STOP Mode

Figure 3.4 (4) shows the timing of HALT release caused by interrupts in STOP mode. In the STOP mode, all internal circuits stop, including internal oscillator. When the STOP mode is activated, all pins except special ones are put in the high-impedance state, isolated from the internal operation of MCU. Table 3.4 (1) shows the state of each pin in the STOP mode. However, if WDMOD<DRVE> (drive enable: bit 0 of memory address FFD2H) of the built-in I/O register is set to "1", the pre-halt state of the pins can be retained. The register is cleared to "0" by reset operation.

When the CPU accepts an interrupt request, the internal oscillator first restarts. However, to get the stabilized oscillation, the system clock starts its output after the time set by the warming up counter has passed. WDMOD<WARM> (warming up: bit 4 at memory address FFD2H) is used to set the warming up time. Warming up is executed for  $2^{14}$  clock oscillation time when this bit is set to "0", while  $2^{16}$  clock oscillation time when this bit is cleared to "0" by reset operation.




Figure 3.4 (4) HALT Release Timing Using Interrupts in STOP Mode

The internal oscillator can also be restarted by inputting the **RESET** signal "0" to the CPU.

However, the warming up counter remains inactive in order to make the CPU rapidly operate when the power is turned on. Accordingly, wrong operation may occur due to unstable clocks immediately after the internal oscillator has restarted. To release the HALT state by resetting in the STOP mode, <u>RESET</u> signal must be kept at "0" for a sufficient period of time.

	) State of Pins in		
Pin name	I/O	DRVE = 0	DRVE = 1
P00~P07	Input mode Output mode		Output
P10~P17	Input mode Output mode		Output
P20~P27	Input mode Output mode		Input Output
P30~P37	Input mode Output mode		Input Output
P40~P44	Input mode Output mode		Input Output
P45 (INTO)	Input mode Output mode	input	Input Output
P46, P47	Input mode Output mode		Input* Output
P50~P53	Input pin		
P56, P57	Output pin		Output
P60~P63	Input mode Output mode	 Output	 Output
P70~P73	Input mode Output mode	Output	 Output
CLK RESET ALE EA	Output pin Input pin Output pin Input pin	nput " 0 " Input	" 1 " Input " 0 " Input
X1 X2	Input pin Output pin	"1"	

Table 3.4 (1) State of Pins in STOP Mode

\*

: When in zero cross detect mode, intermediate bias is still applied to this pin.

: Indicates that input mode/input pin cannot be used for input and that the output mode/output pin have been set to high impedance.

input : Input is enabled.

Input : The input gate is operating. Fix the input voltage at "0" or "1" to prevent input pin floating.

Output : Output status

#### TMP90C844

r	-	Table 3.4 (2) 1/0 Ope	ration and Relea		Je	
		HALT mode	RUN	IDLE1	STOP	
	WDM	OD <haltm1,0></haltm1,0>	00 10		01	
O p	CPU					
e r	1/0	port	Retains the sta instruction	See Table 3.4 (1)		
a t	8-bi	t timer				
i i	16-b	pit timer				
n g	Step	ping motor controller	Operation		- 14	
b	Seria	al interface	Operation	Ha	alt	
Ī	A/D	converter				
c	Wat	chdog timer				
k	Inte	rrupt controller				
		INTWD	0		-	
H	1	INTO	0	0	0	
L	1	INTT1	0	-	_	
	n	INTT2	0	-	_	
r e	t	INTAD	0		—	
l e	е	INTT3	0	_		
a s	r	INTT4	0	—		
i		INT1	0			
n g	r	INTT5	0	_	_	
s	u	INT2	0	_		
o u	р	INTRX	0			
r	t	INTTX	0			
c e	•	INTFL	0		_	
		INTEP	0			
	Rese	t	0	0	0	

Table 3.4 (2) I/O Operation and Release in HALT Mode

54E D

 $\frac{O}{-}$ : Can be used for HALT release Cannot be used for HALT release

TMP90C844

EZOTI

#### 3.5 Function of Ports

TMP90C844 has a total of 54 I/O port pins. These port pins function not only as the general-purpose I/O ports but also as the I/O ports for the internal CPU and built-in I/O. Table 3.5 shows the functions of these port pins.

Port name	Pin name	No. of pins	Direction	Direction setting unit	Pin name for internal function
Port 0	P00~P07	8	1/0	Bit	AD0~AD7
Port 1	P10~P17	8	1/0	Bit	A8~A15
Port 2	P20~P27	8	1/0	Bit	SB0~SB7 (P27: WAIT)
Port 3	P30	1	I/O	Bit	SWR
	P31	1			SRD
	P32	1			<u>डटड</u>
	P33	1			C/D
	P34	1			STA
	P35	1			RxD
	P36	1			SCLK
	P37	1			TxD
Port 4	P40	1	1/0	Bit	TO1
	P41	1			тоз
	P42	1			T <b>O4</b>
·	P43	1			то5
	P44	1			тю
	P45	1			INTO/TI2
	P46	1			INT1/TI4
	P47	1			INT2/TI5
Port 5	P50~P53	4	Input	. —	AN0~AN3
	P56	1	Output	-	RD
	P57	1	Output		WR
Port 6	P60~P63	4	1/0	Bit	M00~M03
Port 7	P70~P73	4	1/0	Bit	M10~M13

Table	3.5	Function	of	Ports
laule	5.5	FUNCTION	UI.	10103

These port pins function as the general-purpose I/O ports by resetting. The port pins, for which input or output is programmably selectable, function as input ports by resetting. A separate program is required to use them for an internal function.

TMP90C844

#### 3.5.1 Port 0 (P00~P07)

Port 0 is the 8-bit general-purpose I/O port P0, each bit of which can be set independently for input or output. The control register P0CR is used to set input or output. Reset operations clear all output latch and control register bits to "0" and set port 0 to the input mode. In addition to the general-purpose I/O port function, port 0 also functions as an address/data bus (AD0~AD7). When external memory is accessed, port 0 automatically functions as the address/data bus.




Figure 3.5 (1) Port 0 (P00~P07)

MCU90-539


# TOSHIBA (UC/UP)

# 54E D M 9097249 0021115 569 M TOS3 TMP90C844

## TOSHIBA

				Por	t 0 registe	er					
		7	6	5	4	3	2	1	0		
P0 (FFCOH)	bit Symbol	P07	P06	P05	P04	P03	P02	P01	P00		
	Read/Write	R/W									
	After reset		Input mode (output latch register becomes indeterminate)								

	Port 0 control register											
		7	6	5	4	3	2	1.	0			
POCR (FFC1H)	bit Symbol	P07C	P06C	P05C	P04C	P03C	P02C	P01C	POOC			
ad, modify,	Read/Write		W									
ite are not	After reset	0										
ssible.	Function	0: IN 1: OUT (Select I/O on bit basis)										






TMP90C844

#### 3.5.2 Port 1 (P10~P17)

Port 1 is the 8-bit general-purpose I/O port P1, each bit of which can be set to input or output. The port 1 control register P1CR is used to set input or output. Reset operations clear all output latch and control register bits to "0" and sets all port 1 bits to the input mode.

In addition to the general-purpose I/O port function, port 1 also functions as an address bus (A8~A15). This is specified by setting the external extended specification register IRFL<EXT> to "1" and setting P1CR to the output mode. When the P1CR value is "0," port 1 is set to the input mode, regardless of the external extended specification register value.





## 54E D 🔳 9097249 0021117 331 페 7053

### TOSHIBA

#### TMP90C844

				Port	1 registe	r			
		7	6	5	4	3	2	1	0
P1	bit Symbol	P17	P16	P15	P14	P13	P12	P11	P10
(FFC2H)	Read/Write				R/V	v			
	After reset				input r	node			
		<del>_</del>		Port 1 c	ontrol reg	ister			
		7	6	5	4	3	2	1	0
P1CR	bit Symbol	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
(FFC3H)	Read/Write				W	,			
	After reset	0	0	0	0	0	0	0	0
	Function		0: IN	1: OUT (inp	ut or outpu	t can be spe	cified for	each bit)	
					ľ		>		nput utput
	$\sim$	7	6	5	4	3	2	1	0
IRFL	bit Symbol	EXT	·		IRFO	IRFTO	IRFT1	IRFT2	IRFT3
(FFEBH)	Read/Write	w				<u>.</u>	R		
	After reset	0			0	0	0	0	0
	Function	P1 control 0:I/O Port 1:Address			Interrupt Request Flag 1: Interrupt requested				
						Explaine		Port 1 aen	controller. eral-purpose ess bus settings
							0	Genera	l-purpose port
							1	Add	ress bus

P1CR and IRFL < EXT > settings

IRFL P1CR EXT> <p1xc></p1xc>	0	1
0	Input port	Input port
1	Output port	Address bus

Note: Each bit can be set independently. P1CR <P1XC> is the X bit of P1CR.

Figure 3.5 (4) Registers for Port 1

TMP90C844

. .

#### 3.5.3 Port 2 (P20~P27)

Port 2 is the 8-bit general-purpose I/O port P2, each bit of which can be set for input or output. The port 2 control register P2CR is used to set input or output. Reset operations clear all control register bits to "0" and set port 2 to the input mode. (Reset operations clear output latches  $P20 \sim P24$  and P27 to "0" and set P25 and P26 to "1."

In addition to its general-purpose I/O port function, port 2 also has a slave bus  $(SB0\sim SB7)$  function. This function is specified by setting the slave function specification register P23FR<SLAVE> to "1."

When external memory is accessed, P27 automatically functions as the WAIT pin.





Figure 3.5 (5) Port 2 (P20~P27)

TMP90C844





#### TMP90C844

#### 3.5.4 Port 3 (P30~P37)

Port 3 is the 8-bit general-purpose I/O port, each bit of which can be set for input or output. The control register P3CR is used to set input or output. Port 3 also has the programmable pull-up function that enable pull-up when the programmable pull-up function that enable pull-up when the value of output latch is "1". By reset operations, all bits of the output latch are set to "1", while all bits of control register are reset to "0", and port 3 is placed in the input mode with pull-up function.

In addition to the general-purpose I/O port function, P30~P34 have an input/output function for the slave bus function, and P35~P37 have an internal serial interface input/output function. This is specified by function register P23FR. All bits of the function register are cleared to "0" by resetting, and the port turns to general-purpose I/O port mode.




Figure 3.5 (7) Port 3

54E D 🔳 9097249 0021121 862 🖿 T053

### TOSHIBA

TMP90C844

ادی. پینو اهماند د د مراج

				Port	: 3 registe	er			
		7	6	5	4	3	2	1	0
P3	bit Symbol	P37	P36	P35	P34	P33	P32	P31	P30
(FFC6H)	Read/Write	•	· · · · · · · · · · · · · · · · · · ·		R/1	w			
	After reset				Input	mode			
				Port 3 c	ontrol re	gister			
		7	6	5	4	3	2	. 1	0
P3CR	bit Symbol	P37C	P36C	P35C	P34C	P33C	P32C	P31C	P30C
(FFC7H)	Read/Write			<u>.</u>	<u> </u>	<u>N</u>	<u>.                                    </u>		
	After reset	0	0	0	0	0	0	0	0
	Function			0: IN	1: OUT (Se	elect I/O on	bit basis)		
	· .	L			<b>_</b>	<del>}</del>	J		
						L	>	Select Po	
									nput
			Po	orts 2 and	3 functio	on registe	r l	1 0	utput
	$\square$	7	6	5	4	3	2	1	0
P23FR	bit Symbol	ODE	TXDC	SCLKC	RWS	SLAVE	Fixed to "0"	Fixed to "0"	Fixed to "0"
(FFCEH)	Read/Write			R/W					
	After reset	0 P37	0 P37	0 :P36	0 P30, 31	0 Slave FNC	0	0	0
	Function	0: CMOS 1: Open Drain	control 0: Port 1: TxD output	control 0: Port 1: SCLK t output	control		s Setting sla	ve bus fu	nction
		1				ſ	0 P30~I	234, P20~	-P27: Gen
						Ļ		se ports	
								P34: Slave P27: Slave	
						>			slave contr
						Г			
								5, P31: R	
						_ • ح—	Setting P3		
						Г	0 Port o		
						F		output	
			L	,			 Setting P3	7 as TxD o	output
						Г	0 Port o	utput	
						ŀ	1 TxD o	utput	
	Setting P37 as c						7 as open	drain out	
		<b>.</b>							
		<b></b>				Γ		output	



TMP90C844

#### 3.5.5 Port 4 (P40~P47)

Port 4 is an 8-bit general-purpose I/O port, each bit of which can be set for input or output port. The control register is used to set for input or output. Port 4 has the programmable pull-up function that enables pull-up when the value of output latch is "1". By reset operation, all bits of the output register are set to "1", all bits of the control register are reset to "0", port 4 is placed in the input mode with pull-up function.

In addition to the general-purpose I/O port function, these ports function as interrupt request input, clock input for timer or event counter, or timer output.

#### (1) P40~P43

When specified by port 4 function register P4FR < TO1S to TO5S >, these ports become the timer output.




Figure 3.5 (9) Port 4 (P40 ~ P43)




### TOSHIBA

TMP90C844

#### (2) P44

P44 is also used as clock input (TI0) for 8-bit timer 0.


Reset Direc-tional Control Vcc Ś ∍ ω I Write P4CR Ø ب Ø (Setting) Output Latch P44 (Ti0) a | Ξ Ť • Write P4 nte \_ ¥ Tio Read P4




TMP90C844

#### (3) P45

P45 is also used as clock input (TI2) for 8-bit timer 2 as well as external interrupt request input (INT0).






TMP90C844

#### P46 and P47 (4)

These ports are also used as the clock input for 16-bit timer or event counter as well as external interrupt request input. These ports include zero cross detection circuit and can be disabled or enabled by setting the port 4 function register P4FR < ZCE1, ZCE2 > .






TOSHIBA

54E D 🔳 9097249 0021126 344 페 TOS3

TMP90C844





TMP90C844

#### 3.5.6 Port 5 (P50~P53, P56, P57)

Port 5 is a 6-bit general-purpose I/O port with fixed I/O function. P50~P53 are input port, and this port can be use also analog input pins (AN0~AN3). P56, P57 are output ports. All bits of the output latch are set to "1" by resetting, and "1" is generated to the output port.

Access of external memory makes P35 and P57 automatically function as the memory control pins ( $\overline{RD}$  and  $\overline{WR}$ ), and access of an internal memory makes them function as general-purpose I/O ports. When an external memory is accessed, therefore, the output latch registers P56 ( $\overline{RD}$ ) and P36 ( $\overline{WR}$ ) should be kept at "1" which is the initial value after the reset.

Also function register P25FR < RDE > is intended for a pseudostatic RAM. When set to "1", it always functions an RD pin. Therefore the RD pin outputs "0" (Enable) when it is an internal memory read and internal I/O read cycle.




Figure 3.5 (14) Port 5

TMP90C844

	·			Роп	t 5 regist	er			
P5 (FFCAH)		7	6	5	4	3	2	1	0
	bit Symbol	P57	P56	_	_	P53	P52	P51	P50
	Read/Write	R/	w I			R			· · · · · · · · · · · · · · · · · · ·
	After reset	1	1			Input-only			
	Function		Shared by RD pin			Used also as analog input pins (AN0~/			




Figure 3.5 (15) Registers for Port 5

#### TMP90C844

#### 3.5.7 Port 6 (P60~P63)

Port 6 is a 4-bit general-purpose I/O port each bit of which can be set for input or output. The control register  $P67CR < P63C \sim P60C >$  is used for input or output. By reset operation, this control register is reset to "0", and port 6 is placed in the input mode.

This port can be used also as stepping motor control or pattern generation port 0 ( $M00\sim M03$ ). Function register P67FR < M0S > specifies whether the port is to be used as the general-purpose I/O port or stepping motor control/pattern generation port. When reset, it becomes a general-purpose I/O port.




Figure 3.5 (16) Port 6

TMP90C844

#### 3.5.8 Port 7 (P70~P73)

Port 7 is a 4-bit general-purpose I/O port, each bit of which can be set for input or output. The control register  $P67CR < P73C \sim P70C >$  is used to set for input or output. When reset, this control register will be cleared to "0", placing the port 7 in the input mode.

This port can also be used as a stepping motor control/pattern generation port 1 (M10~M13). The function register P67FR<M1S> specifies whether it is to be used as the general-purpose I/O port or stepping motor control/pattern generation port. When reset, it becomes a general-purpose I/O port.





Figure 3.5 (17) Port 7

Į.

### TOSHIBA

TMP90C844





TMP90C844




Figure 3.5 (19) Registers for Port 6 and Port 7 (2/2)

#### TMP90C844

#### 3.6 8-bit Timers

TMP90C844 contains four 8-bit timers (timers 0, 1, 2 and 3), each of which can be operated independently. The cascade connection allows these timers to be used as 16-bit timers. The following four operating modes are provided for the 8-bit timers.

The following four operating modes are provided for the 8-bit timers.

- 8-bit interval timer mode (4 timers)
- 16-bit interval timer mode (2 timers)
- 8-bit programmable square wave pulse generation (PPG: variable duty with variable cycle) output mode (2 timers)
- 8-bit pulse width modulation (PWM: variable duty with constant cycle) output mode (2 timers)

The upper two can be combined (two 8-bit timers and one 16-bit timer).


Figure 3.6 (1) shows the block diagram of 8-bit timer (timer 0 and timer 1).

Timer 2 and timer 3 have the same circuit configuration as timer 0 and timer 1. Each interval timer consists of an 8-bit up-counter, 8-bit comparator, and 8-bit timer register. Besides, one timer flip-flop (TFF1 or TFF3) is provided for each pair of timer 0 and timer 1 as well as timer 2 and timer 3.

Among the input clock sources for the interval timers, the internal clocks of  $\phi$ T1,  $\phi$ T4,  $\phi$ T16, and  $\phi$ T256 are obtained from the 9-bit prescaler shown in Figure 3.6 (2).

The operation modes and timer flip-flops of the 8-bit timer are controlled by five control registers T01MOD, T23MOD, TFFCR, TRUN, and TRDC.

TMP90C844



Cycle

### TOSHIBA

#### TMP90C844

#### ① Prescaler

This 9-bit prescaler generates the clock input to the 8-bit timers, 16-bit timer/event counters, and baud rate generators by further dividing the fundamental clock (FC) after it has been divided by 4 (fc/4).

Among them, 8-bit timer uses 4 types of clock:  $\phi$ T1,  $\phi$ T4,  $\phi$ T16, and  $\phi$ T256.

This prescaler can be run or stopped by the timer operation control register TRUN<PRRUN>. Counting starts when <PRRUN> is set to "1", while the prescaler is cleared to zero and stops operation when <PRRUN> is set to "0". Resetting clears <PRRUN> to "0", which clears and stops the prescaler.

	fc Input clock	12.5MHz	16MHz
· · ·	φT1 (8/fc)	0.64µs	0.5µs
	¢T4 (32/fc)	2.56µs	2.0µs
	φT16 (128/fc)	عب10.24 s	8.0µs
	¢T256 (2048/fc)	163.84µs	128µs
$ \begin{array}{c} & & & & \\ \hline Oscillator & fc & & 1/4 \\ \hline & & & & \\ \hline & & & & \\ \hline & & & & \\ \hline & & & &$	¢T1 ¢T4 ¢T16 ↑ ↑ ↑ 1 2 3 4 5 9-bit presc ↑run/stop & cle TRUN < PRRUN >		
¢T1			
¢T4			
Figure 3.6 (2) Pr	escaler		

#### TMP90C844

#### ② Up-counter

This is an 8-bit binary counter which counts up by the input clock pulse specified by the timer 0/timer 1 mode register T01MOD and timer 2/timer 3 mode register T23MOD.

The input clock of timer 0 and timer 2 is selected from the external clock from TI0 pin (commonly used as P44) and TI2 pin (commonly used as P45 or INT0) and the three internal clocks  $\phi$ T1 (8/fc),  $\phi$ T4 (32/fc), and  $\phi$ T16 (128/fc), according to the set value of T01MOD and T23MOD.

The input clock of timer 1 and timer 3 differs depending on the operation mode. When set to 16-bit timer mode, the overflow output of timer 0 and timer 2 is used as the input clock.

When set to any other mode than 16-bit timer mode, the input clock is selected from the internal clocks  $\phi$ T1 (8/fc),  $\phi$ T16 (128/fc), and  $\phi$ T256 (2048/fc) as well as the comparator output (match detection signal) of timer 0 and timer 2, according to the set value of T01MOD and T23MOD.

Example: When T01MOD<T01M1,0>=01, the overflow output of timer 0 becomes the input clock of timer 1 (16-bit timer). When T01MOD<T01M1,0>=00 and T01MOD<T1CLK1,0>=01,  $\phi$ T1 (8/fc) becomes the input of timer 1.

Operation mode is also set by T01MOD and T23MOD. When reset, it is initialized to

T01MOD < T01M1, 0> =00 and T23MOD < T23M1, 0> =00, whereby the upcounter is placed in the 8-bit timer mode.

The counting, halt, and clear of up-counter can be controlled for each interval timer by the timer operation control register TRUN. When reset, all up-counters will be cleared to stop the timers.

#### ③ Timer register

This is an 8-bit register for setting an interval time. When the set value of timer registers TREG0, TREG1, TREG2, and TREG3 matches the value of up-counter, the comparator match detect signal becomes active. If the set value is 00H, this signal becomes active when the up-counter overflows.


Timer registers TREG0 and TREG2 are of double buffer structure, each of which makes a pair with register buffer.

The TREGO and TREG2 control whether the double buffer should be enabled or disabled through the timer register double buffer control register TRDC <TRODE, TR2DE>. It is disabled when <TR0DE>/<TR2DE> = 0, and enabled when they are set to 1.

#### TMP90C844

The timing to transfer data from the register buffer to the timer register in the double buffer enable state is the moment  $2^n - 1$  overflow occurs in PWM mode or the moment compare cycles will be equal in PPG mode.

When reset, it will be initialized to  $\langle TRODE \rangle / \langle TR2DE \rangle = 0$  to disable the double buffer. To use the double buffer, write data in the timer register, set  $\langle TRODE \rangle$  and  $\langle TR2DE \rangle$  to 1, and write the following data in the register buffer.



Internal bus

Figure 3.6 (3) Configuration of Timer Registers 0 and 2

Note Timer register and the register buffer are allocated o the same memory address. When <TRODE>/<TR2DE>=0, the same value is written in the register buffer as well as the timer register, while when <TRODE>/<TR2DE>=1 only the register buffer is written.

The memory address of each timer register is as follows.

**TREG0: FFD4H** 

TREG1: FFD5H

TREG2: FFD6H

TREG3: FFD7H

All the registers are write-only and cannot be read.

TMP90C844




Figure 3.6 (4) Timer 0/Timer 1 Mode Register (T01MOD)

### TOSHIBA

#### TMP90C844




Figure 3.6 (5) Timer 2/Timer 3 Mode Register (T23MOD)

### TOSHIBA

TMP90C844





Figure 3.6 (6) 8-Bit Timer Flip-flop Control Register (TFFCR)

### TOSHIBA

TMP90C844






54E D 🗰 9097249 0021142 597 🖬 TOS3

### TOSHIBA

TMP90C844



### Figure 3.6 (8) Timer Register Double Buffer Control Register (TRDC)

TMP90C844

#### ④ Comparator

A comparator compares the value in the up-counter with the values to which the timer register is set. When they match, the up-counter is cleared to zero and an interrupt signal (INTTO~INTT3) is generated. If the timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

#### 5 Timer flip-flop (timer F/F)

The status of the timer flip-flop is inverted by the match detect signal (comparator output) of each interval timer and the value can be output to the timer output pins TO1 (also used as P40) and TO3 (also used as P41).

A timer F/F is provided for each pair of timer 0 and timer 1 as well as that of timer 2 and timer 3 and is called TFF1 and TFF3. TFF1 is output to TO1 pin, while TFF3 is output to TO3 pin.

The operation of 8-bit timers will be described below:

(1) 8-bit timer mode

Four interval timers 0, 1, 2, and 3 can be used independently as 8-bit interval timer. All interval timers operate in the same manner, and thus only the operation of timer 1 will be explained below.

#### ① Generating interrupts in a fixed cycle

To generate timer 1 interrupt at constant intervals using timer 1 (INTT1), first stop timer 1 then set the operation mode, input clock, and synchronization to T01MOD and TREG1, respectively. Then, enable interrupt INTT1 and start the counting of timer 1.

Example : To generate timer 1 interrupt every 40 microseconds at fc=16 MHz, set each register in the following manner.

	MSB LSB	
	76543210	
TRUN ←	0 -	Stop timer 1, and clear it to "0".
T01MOD←	0 0 X X 0 1	Set the 8-bit timer mode, and select $ m \phi T1$ (0.5 $ m \mu s$ @
		fc = 16 MHz) as the input clock.
TREG1 +	01010000	Set the timer register at 40 $\mu$ s $\phi$ T1 = 50.
INTEH ←	X 1	Enable INTT1.
TRUN ←	X X 1 1	Start timer 1 counting.
(Note)	(; Don't care -; No chan	ge

TMP90C844

Use the following table for selecting the input clock.

Interrupt cycle (at fc = 16 MHz)	Resolution	Input clock
0.5µs ~ 128µs	0.5µs	∳T1 (8/fc)
$2\mu s \sim 512\mu s$	2µs	φT4 (32/fc)
8µs ~ 2,048ms	8µs	øT16 (128/fc)
128µs ~ 32,768ms	128µs	øT256 (2048/fc)

Table 3.6 (1) 8-Bit Timer Interrupt Cycle and Input Clock

#### Precautions for Using Timer 2

Timer 2 interrupt (INTT2) uses the same interrupt enable/disable flag INTEH<IET2> as used for A/D converter interrupt (INTAD). Change-over between them is executed by INTEH<ADIS>. When <ADIS> is set to "0", timer 2 interrupt will be enabled, disabling A/D converter interrupt.

2 Generating a 50% duty square wave pulse

The timer flip-flop is inverted at constant intervals, and its status is output to timer output pin (TO1).

Example : To output a 3.0  $\mu$ s square wave pulse from TO1 pin at fc=16 MHz, set each register in the following procedures. Either timer 0 or timer 1 may be used, but this example uses timer 1.

	MSB	LSB	
	765432	210	
TRUN	+	- 0 -	Stop timer 1, and clear it to "0".
T01MOD	← 00XX0:	1	Set the 8-bit timer mode, and select $\phi$ T1 (0.5 $\mu$ s @
			fc = 16 MHz) as the input clock.
TREG1	← 000000	011	Set the timer register at 3.0 $\mu$ s ÷ $\phi$ T1 ÷ 2 = 3.
			Clear TFF1 to "0", and set to invert by the match
TFFCR •	1 (	011	detect signal from timer 1.
P4CR	+ - <b></b>	1 l	
P4FR	x x	1 <sup>f</sup>	Select P40 as TO1 pin.
TRUN (	+ XX1	- 1 -	Start timer 1 counting.
(Note)	X; Don't care	- ; No change	

54E D 🔳 9097249 0021145 2T6 📰 TOS3

TOSHIBA		<u></u>	TMP90C844
∳ <sup>T1</sup> TRUN <t1run></t1run>			
BIT7~2	<u> </u>		
Up- counter <sup>BIT1</sup>	<b></b>		
віто <u>о</u>		1 2 3 0	1 2 3 0
Comparator timing			
Comparator output (matching detect)			7
	<u>_</u>	ſ	□
UC clear	L/	Л	
TFF1			
TO1		2.4µs@fc = 10MHz	

Figure 3.6 (9) Square Wave (50% Duty) Output Timing Chart

3 Making timer 1 count up by match signal from timer 0 comparator

Set the 8-bit timer mode, and set the comparator output of timer 0 as the input clock to timer 1.

Comparator timer 0						
match output Timer 0 up-counter	<u> </u>	<u> </u>	<u> </u>			<u> </u>
Timer 0 up-counter (when TREG0 = 5)	$-\frac{1}{2}$	<u> </u>	<u>``\'\</u>	<u></u>		$\Lambda \stackrel{\cdot}{-} \Lambda \stackrel{\cdot}{-} \Lambda$
Timer 1 up-counter (when TREG1 = 2)	•	1	_X	2	X	1
• - •					п	
Timer 1 match output		·				

Figure 3.6 (10)

④ Output inversion with software

The value of timer flip-flop (timer F/F) can be inverted, independent of timer operation.

Writing "00" into TFFCR<FF1C1, 0> inverts the value of TFF1, and writing "00" into TFFCR<FF3C1,0> inverts TFF3.

5 Initial setting of timer flip-flop (timer F/F)

The value of timer F/F can be initialized to "0" or "1", independent of timer operation.

For example, write "10" in TFFCR<FF1C1,0> to clear TFF1 to "0", while write "01" in TFFCR<FF3C1,0> to set TFF1 to "1".

Note: The value of timer F/F and timer register cannot be read.

(2) 16-bit timer mode

A 16-bit interval timer is configured by using the pair of timer 0 and timer 1 or that of time 2 and timer 3.

As the above two pairs operate in the same manner, only the case of combining timer 0 and timer 1 is discussed.

To make a 16-bit interval timer by cascade connecting timer 0 and timer 1, set timer  $0/timer 1 \mod register T01MOD < T01M1,0 > to "0, 1".$ 

When set in 16-bit timer mode, the overflow output of timer 0 will become the input clock of timer 1, regardless of the set value of T01MOD < T1CLK1,0>. Table 3.6 (2) shows the relation between the cycle of timer (interrupt) and the selection of input clock.

Interrupt cycle (@ fc = 16 MHz)	Resolution	Input clock
0.5µs ~ 32.768ms	0.5µs	øT1 (8/fc)
2µs ~ 131.072ms	2 <i>µ</i> s	øT4 (32/fc)
8µs ~ 524.288ms	8µs	øT16 (128/fc)

 Table 3.6 (2)
 16-Bit Timer (Interrupt) and Input Clock

The lower 8 bits of the timer (interrupt) cycle are set by the timer register TREGO, and the upper 8 bits are set by TREG1 Note that TREGO always must be set first. (Writing data into TREGO disables the comparator temporarily, and the comparator is restarted by writing data into TREG1.)

Setting example: To generate an interrupt INTT1 every 0.5 seconds at fc=16 MHz, set the following values for timer registers TREG0 and TREG1.

When counting with input clock of  $\phi$  T16 (8µs @ 16 MHz)

 $0.5 \sec \div 8 \mu s = 62500 = F424H$ 

Therefore, set TREG1 = F4H and TREG0 = 24H, respectively.

The comparator match signal is output from timer 0 each time the up-counter matches UC0, where the up-counter UC0 is not be cleared.


With the timer 1 comparator, the match detect signal is output at each comparator timing when up-counter UC1 and TREG1 values match. When the match detect signal is output simultaneously from both comparators of timer 0 and timer 1, the up-counters UC0 and UC1 are cleared to "0", and the interrupt INTT1 is generated. If inversion is enabled, the value of the timer flip-flop TFF1 is inverted.

TOSHIB/	١
---------	---

TMP90C844

Example : When TREG1=04H and TREG0=80H

Value of up-counter (UC1, UC0)	0000H 0080H	0180H	0280H	040 0380H П	0H 0480H N
Timer 0 comparator match detect signal					ļ
Interrupt INTT1					<b> </b>
Timer output TO1					Inversion




(3) 8-bit PPG (Programmable Pulse Generation) mode


Square wave pulse can be generated at any frequency and duty by timer 0 or timer 2. The output pulse may be either low-active or high-active.

In this mode, timer 1 and timer 3 cannot be used.

Timer 0 outputs pulse to TO1 pin (also used as P40), and timer 2 outputs pulse to TO3 pin (also used as P41).



As an example, the case of timer 0 will be explained below. (Timer 2 also functions in the same way.)



In this mode, a programmable square wave is generated by inverting timer output each time the 8-bit up-counter (UC0) matches the timer registers TREG0 and TREG1.

However, it is required that the set value of TREG0 is smaller than that of TREG1. Though the up-counter (UC1) of timer 1 cannot be used in this mode, timer 1 can be used for counting by setting TRUN < T1RUN > to 1.

TMP90C844





Figure 3.6 (12) Block Diagram of 8-Bit PPG Mode

When the double buffer of TREG0 is enabled in this mode, the value of register buffer will be shifted in TREG0 each time TREG1 matches UC0.

Use of the double buffer makes easy the handling of low duty waves (when duty is



varied).

TMP90C844

Example: Generating 1/4 duty 50 KHz pulse (@ fc = 16 MHz)



• Calculate the value to be set for timer register. To obtain the frequency 50 KHz, the pulse cycle t should be : 1/50 KHz = 20  $\mu$ s. Given  $\phi$ T1 = 0.5 $\mu$ s (@ 16 Hz),

 $20\mu s \div 0.5\mu s = 40$ 

Consequently, to set the timer register 1 (TREG1) to TREG1=40=28H and then duty to 1/4, t  $\times$  1/4 = 20 $\mu$ s  $\times$  1/4=5 $\mu$ s

 $5\mu s \div 0.5\mu s = 10$ 

Therefore, set timer register 0 (TREG0) to TREG0=10=0AH.

MSB LSB	
← 76543210	
TRUN ← X X 0 0	Stop timer 0, and clear it to "0".
T01MOD← 10XXXX01	Set the 8-bit PPG mode, and select \u0061T1 as input clock.
TFFCR ←011x 屮	Sets TFF1 and enable the inversion.
	Writing "10" provides negative logic pulse.
TREGO ← 00001010	Write "OAH".
TREG1 ← 00101000	Write "28H".
P4CR ← 1 ן	
$P4FR \leftarrowXX 1 \qquad \int$	Set P40 as the TO1 pin.
TRUN + X X 1 1 1	Start timer 0 counting.

(Note) X; Don't care -; No change

54E D 🔳 9097249 0021150 663 (

### TOSHIBA

EZOT

(4) 8-bit PWM (Pulse Width Modulation) mode

This mode is valid only for timer 0 and timer 2. In this mode, maximum two PWMs of 8-bit resolution (PWM0 and PWM2) can be output.

PWM pulse is output to TO1 pin (also used as P40) when using timer 0, and to TO3 pin (also used as P41) when using timer 2.

Timer 1 and timer 3 can also be used as 8-bit timer.

As an example, the case of timer 0 will be explained below. (Timer 2 also operates in the same way.)

Timer output is inverted when up-counter (UC0) matches the set value of timer register TREGO or when 2n-1 (n=6, 7, or 8; specified by T01MOD<PWM01,0>) counter overflow occurs. Up-counter UC0 is cleared when 2n-1 counter overflow occurs. For example, when n=6, 6-bit PWM will be output, while when n=7, 7-bit PWM will be output.

To use this PWM mode, the following conditions must be satisfied.

(Set value of timer register) < (Set value of  $2^n - 1$  counter overflow) (Set value of timer register)  $\neq 0$ 




Figure 3.6 (13) shows the block diagram of this mode.

TMP90C844

EZOTI





Figure 3.6 (13) Block Diagram of 8-Bit PWM Mode


In this mode, the value of register buffer will be shifted in TREG0 if  $2^n - 1$  overflow is detected when the double buffer of TREG0 is enabled.

Use of the double buffer makes easy the handling of small duty waves.



TMP90C844

Example: To output the following PWM waves to TO1 pin using timer 0 at fc=16 MHz.



To realize  $63.5\mu$ s of PWM cycle by  $\phi$ T1= $0.5\mu$ s (@fc=16 MHz),  $63.5\mu$ s  $\div 0.5\mu$ s = 127 =  $2^7 - 1$ Consequently, n should be set to 7. As the period of low level is  $36\mu$ s, for  $\phi$ T1= $0.5\mu$ s, set the following value for TREG0.  $36\mu$ s  $\div 0.5\mu$ s = 72 = 48H

MSB LSB 76543210 ← X X - - - - 0 Stop timer 0, and clear it to "0". TRUN Set 8-bit PWM mode (cycle: 27 - 1) and select  $\phi$ T1 as the T01MOD+ 1 1 1 0 - - 0 1 input clock. TFFCR  $\leftarrow$  - - - - 1 0 1 X Clears TFF1 to enable the inversion. TREG0 + 0 1 0 0 1 0 0 0 Writes "48H". P4CR ← - - - - - 1 Set P40 as the TO1 pin. P4FR ← - - - - - 1 TRUN  $\leftarrow$  X X 1 - - - 1 Start timer 0 counting. (Note) X; Don't care -; No change

Table 3.6 (3) P	'WM Cycle and th	e Setting of 2 <sup>n</sup> – <sup>•</sup>	1 Counter
-----------------	------------------	--	-----------

	Formula	PWI	M cycle (@fc = 16 l	MHz)
		φT1 (8/fc)	¢T4 (32/fc)	¢T16 (128/fc)
26 – 1	(26 – 1) x ¢Tn	31.5 <i>µ</i> s	126µs	504µs
2 <sup>7</sup> – 1	(2 <sup>7</sup> – 1) × ¢Tn	63.5µs	254µs	1.01ms
2 <sup>8</sup> – 1	(2 <sup>8</sup> – 1) × ¢Tn	127 <i>µ</i> s	510µs	2.04ms

TMP90C844

# (5) Table 3.6 (4) shows the list of 8-bit timer modes.

Register name		T01MO	D (T23MOD)		TFFCR
Name of function in register	T01M (T23M)	PWM0 (PWM2)	T1CLK (T3CLK)	TOCLK (T2CLK)	FF1IS (FF31S)
Function	Timer mode	PWM cycle	Upper timer input clock	Lower timer input clock	Timer F/F invert signal select
16-bit timer mode	01	-	-	External clock, øT1, øT4, øT16 (01, 10, 11)	_
8-bit timer × 2 channels	00	-	Lower timer match: ¢T1, ¢T16, ¢T256 (00, 01, 10, 11)	External clock, ¢T1, ¢T4, ¢T16 (00, 01, 10, 11)	0: Lower timer output 1: Upper timer output
8-bit PPG × 1channel	10	-	-	External clock, øT1, øT16, øT256 (00, 01, 10, 11)	-
8-bit PWM x 1channel	11	2 <sup>6</sup> - 1, 2 <sup>7</sup> - 1, 2 <sup>8</sup> - 1 (01, 10, 11)	-	External clock, øT1, øT16, øT256 (00, 01, 10, 11)	-
8-bit timer × 1channel	11	-	¢T1, ¢T4, ¢T16 (01, 10, 11)	-	Output disabled

(Note) - : Don't care


TOSHIBA (UC/UP)


3.7 Multi-Function 16-bit Timer/Event Counter (Timer 4)

TMP90C844 contains one multifunctional 16-bit timer/event counter with the following operation modes.

- 16-bit timer
- 16-bit event counter
- 16-bit programmable pulse generation (PPG)
- Frequency measurement
- Pulse width measurement
- Time differential measurement

Figure 3.7 (1) shows the block diagram of 16-bit timer/event counter.





MCU90-580

TOSHIBA (UC/UP)

54E D 🔳 9097249 0021155 145 🔜 TOS3

# TOSHIBA (UC/UP)

## TOSHIBA

#### TMP90C844

Timer/event counter consists of 16-bit up-counter, two 16-bit timer registers, two 16bit capture registers, two comparators, register buffer, capture input controller, and timer flip-flop and the control circuit.

Timer/event counter is controlled by 4 control registers: T4MOD, T4FFCR, TRUN, and TRDC. TRUN register includes 8-bit timer controller. For TRUN and TRDC registers, see Figure 3.6 (7) and Figure 3.6 (8).

7 6 5 4 3 2 1 0 CAP2T5 bit Symbol EQ5T5 CAP1IN CAPM1 ÷ CAPM0 CLE T4CLK1 T4CLK0 T4MOD Read/Write R/W w R/W R/W R/W (FFE4H) After reset 0 1 0 0 0 0 0 0 TFF5 invert trigger 0: Capture timing 1: UC16 Timer 4 source clock 0: Disable Soft-00: Disable Clear 00: TI4 1: Enable Capture | INT1 occurs at rise edge. Enable 01: *q*T1 (8/fc) 1: 01: T14 ↑ T15 ↑ 10: øT4 (32/fc) don't INT1 occurs at rise edge. 11: øT16 (128/fc) Function 10: T14↑ T14↓ care INT1 occurs at fall edge. 11: TFF1 ↑ TFF1 ↓ INT1 occurs at rise edge. **Timer 4 input clock** 00 External clock (TI4) 01 Internal clock øT1 10 Internal clock øT4 11 Internal clock øT16 Clearing the up-counter UC16 **Clear disable** 0 Clear by match with TREG5. 1

> Figure 3.7 (2) 16-Bit Timer/Event Counter (Timer 4) Controller/Mode Register (1/2)

54E D M 9097249 0021157 T18 T 7053 TMP90C844

# TOSHIBA

		7	6	5	4	3	2	1	0
bit	Symbol	CAP2T5	EQ5T5	CAP1IN	CAPM1	CAPMO	CLE	T4CLK1	T4CLK0
	d/Write	R/	W	w	R/	w	R/W	R/	w
Aft	er reset	0	0	1	0	0	0	0	0
Fu		TFF5 invert 0: Disable 1: Enable	trigger	0: Soft- Capture 1: don't care	INT1 occurs a	t rise edge. TI5 ↑ t rise edge. TI4 ↓ t fall edge. TFF1 ↓	1: UC16 Clear Enable	Timer 4 so 00: Tl4 01: ¢T1 (8, 10: ¢T4 (3) 11: ¢T16 (	/fc) 2/fc)
						→ Captu	ure control	/INT1 inte	rrupt co
			Cap	ture conti	rol		IN	IT1 contro	
	00	Capture disable CAP1 at					terrupt occ e edge of 1		_
		CAP2 at					<u>-</u>		
	10	CAP1 at CAP2 at					terrupt occ ge of TI4 (l		
	11	CAP1 at CAP2 at					terrupt occ e edge of 1		
							ftware cap		
					0	(softwar	counter val e capture) ead as "1"		ed to CA
		<del>.</del>			لىسىا Timer fl	ip-flop 5	(TFF5) inve	ert trigger	
					0	Trigger	disable		
					1	Trigger	enable	••••••	•••••
				CAP2T5 EQ5T5		he up-co	unter valu unter mate		

16-Bit Timer/Event Counter (Timer 4) Controller/Mode Register (2/2)

#### TOSHIBA TMP90C844 7 6 5 4 3 2 1 0 bit Symbol TFF5C1 ÷ TFF5C0 CAP2T4 CAP1T4 EQ5T4 EQ4T4 TFF4C1 TFF4C0 T4FFCR Read/Write w R/W W (FFE5H) After reset 0 0 0 0 00: Invert TFF4 00: Invert TFF5 TFF4 invert trigger 0: Disable trigger 01: Set TFF4 01: Set TFF5 1: Enable trigger 10: Clear TFF4 10: Clear TFF5 When the When the When the When up Function 11: Don't care 11: Don't care up-counter up-counter up-counter counter ※ Always read as Always read as "11". value is matches value is matches "11" loaded to loaded to TREG5 TREG4 CAP2 CAP1 Timer flip-flop 4 (TFF4) control 00 Inverts the TFF4 value (software inversion). 01 Sets TFF4 to "1". 10 Clear TFF4 to "0". Don't care (Always read as 11 "11"). Timer flip-flop 4 (TFF4) invert trigger 0 **Trigger disable Trigger enable** 1 CAP2T4 ; When the up-counter value is loaded to CAP2 When the up-counter value is loaded to CAP1 CAP1T4 ; EQ5T4 ; When up-counter matches TREG5 EQ4T4 When up-counter matches TREG4 : Timer flip-flop 5 (TFF5) control 00 Inverts the TFF5 value (software inversion). Set TFF5 to "1". 01 Clear TFF5 to "0". 10 Don't care (Always read as 11 "11".) Figure 3.7 (3) **16-Bit Timer/Event Counter Timer** Flip-flop Control Register

## $\bigcirc$ Up-counter (UC16)

UC16 is a 16-bit binary counter which counts up according to the input clock specified by T4MOD<T4CLK1,0> register.

As the input clock, one of the internal clocks  $\phi$ T1 (8fc),  $\phi$ T4 (32fc), and  $\phi$ TI6 (128fc) from 9-bit prescaler (also used as 8-bit timer), and external clock from TI4 pin (commonly used as P46/INT1 pin) can be selected. When reset, it will be initialized to <T4CLK1,0>=00 to select TI4 input mode. Counting, stop, or clearing of the counter is controlled by timer operation control register TRUN<T4RUN>.

When clearing is enabled, up-counter UC16 will be cleared to zero each time it coincides matches the timer register TREG5. The "clear enable/disable" is set by T4MOD<CLE>.

If clearing is disabled, the counter operates as a free-running counter.

#### ② Timer registers (TREG4 and TREG5)

These two 16-bit registers are used to set the value of counter. When the value of up-counter UC16 matches the set value of this timer register, the comparator match detect signal will be active.

Setting data for timer register (TREG4 and TREG5) is executed using 16-bit transfer instruction or using 8-bit transfer instruction twice for lower 8 bits and upper 8 bits in order.

_	TR	EG4	TR	EG5
	Upper 8 bits	Lower 8 bits	Upper 8 bits	Lower 8 bits
-	FFE1H	FFEOH	FFE3H	FFE2H

TREG4 timer register is of double buffer structure, which is paired with register buffer. TREG4 controls whether the double buffer should be enabled or disabled, using the timer register double buffer control register TRDC<TR4DE>: disable when <TR4DE>=0, while enable when <TR4DE>=1.

When the double buffer is enabled, the timing to transfer data from the register buffer to the timer register is at the match between the up-counter and TREG5.

When reset, it will be initialized to  $\langle TR4DE \rangle = 0$ , whereby the double buffer is disabled. To use the double buffer, write data in the timer register to set to  $\langle TR4DE \rangle = 1$  then write the following data in the register buffer.

TREG4 and register buffer 4 are allocated to the same memory addresses FFE0H and FFE1H. When  $\langle TR4DE \rangle = 0$ , same value will be written in both the TREG4 and register buffer 4. When  $\langle TR4DE \rangle = 1$ , the value is written into only the register buffer 4.

# 3 Capture register (CAP1 and CAP2)

These 16-bit registers are used to hold the values of the up-counter UC16. Data in the capture registers should be read by a 2-byte data load instruction or two 1-byte data load instruction, from the lower 8 bits followed by the upper 8 bits.

C	AP1	CA	NP2
Upper 8 bits	Lower 8 bits	Upper 8 bits	Lower 8 bits
FFE1H	FFEOH	FFFE3H	FFE2H

# (1) Capture input control circuit

This circuit controls the timing to latch the value of up-counter UC16 into CAP1 and CAP2. The latch timing of capture register is controlled by register T4MOD<CAPM1,0>.

• When T4MOD < CAPM1, 0 > = 00

Capture function is disabled. Disable is the default on reset.

• When T4MOD < CAPM1, 0 > = 01

Data is loaded to CAP1 at the rise edge of TI4 pin (commonly used as P46/INT1) input, while data is loaded to CAP2 at the rise edge of TI5 pin (commonly used as P47/INT2) input. (Time difference measurement)

• When T4MOD < CAPM1, 0>=10

Data is loaded to CAP1 at the rise edge of TI4 pin input, while to CAP2 at the fall edge. Only in this setting, interrupt INT1 occurs at fall edge. (Pulse width measurement)

When T4MOD < CAP1, 0 > = 11

Data is loaded to CAP1 at the rise edge of timer flip-flop TFF1, while to CAP2 at the fall edge. (Frequency measurement)

Besides, the value of up-counter can be loaded to capture registers by software. Whenever "0" is written in T4MOD<CAPIN>, the current value of up-counter will be loaded to capture register CAP1. It is necessary to keep the prescaler in RUN mode (TRUN<PRRUN> to be "1").

#### TMP90C844

## **(5)** Comparator (CP4 and CP5)

These are 16-bit comparators which compare the up-counter UC16 value with the set value of TREG4 or TREG5 to detect the match. When a match is detected, the comparators generate an interrupt INTT4 and INTT5 respectively. The up-counter UC16 is cleared only when UC16 matches TREG5. (The clearing of up-counter UC16 can be disabled by setting T4MOD<CLE>=0.)

#### **(6)** Timer flip-flop (TFF4)

This flip-flop is inverted by the match detect signal from the comparators (CP4 and CP5) and the latch signals to the capture registers (CAP1 and CAP2). Disable/enable of inversion can be set for each element by T4FFCR<CAP2T4, CAP1T4, EQ5T4, EQ4T4>. TFF4 will be inverted when "00" is written in T4FFCR<TFF4C1,0>. Also it is set to "1" when "10" is written, and cleared to "0" when "10" is written. The value of TFF4 can be output to the timer output pin TO4 (commonly used as P42).

#### ⑦ Timer flip-flop (TFF5)

This flip-flop is inverted by the match detect signal from the comparator CP5 and the latch signal to the capture register CAP2. TFF5 will be inverted when "00" is written in T4FFCR<TFF5C1,0>. Also it is set to "1" when "10" is written, and cleared to "0" when "10" is written. The value of TFF5 can be output to the timer output pin TO5 (commonly used as P43).

### (1) 16-bit timer mode

In this example, the interval time is set in the timer register TREG5 to generate the interrupt INTT5.

TRUN ← INTEL ←	0 0 - 1	Stop timer 4. Enable INTT5 and disable INTT4.
T4MOD ← TREG5 ←	1 1 0 0 0 0 1 1 0 0 1 0 0 1 * * (**=01,10,11) **** **** **** ****	Disable trigger. Select internal clock for input and disable the capture function. Set the interval time (16 bits). Start timer 4.

(Note) X; Don't care -; No change

#### (2) 16-bit event counter mode

In timer mode as described in above (1), the timer can be used as an event counter by selecting the external clock (TI4 pin input) as the input clock. To read the value of the counter, first perform "software capture" once and read the captured value.

The counter counts at the rise edge of TI4 pin input.

TI4 pin can also be used as P46/INT1.

—	
TRUN ← 0	Stop timer 4.
P4FR ← - +	* = 0 :TI4 input pulse is square wave
	<pre>* = 1 : TI4 input pulse is sine wave (zero-cross)</pre>
INTEL ← 0 0 1	Enable INTT5, while disables INTT4 and INT1.
T4FFCR← 11000011	Disable trigger.
T4MOD ← 0 0 1 0 0 1 0 0	Select TI4 as the input clock.
TREG5 ← **** **** ****	Set the number of counts (16 bits).
_TURN ← 1 1	Start timer 4.

(Note) When used as an event counter, set the prescaler in RUN mode.

(3) 16-bit programmable pulse generation (PPG) mode

The PPG mode is entered by inversion of the timer flip-flop TFF4 that is to be enabled by the match of the up-counter UC16 with the timer register TREG4 or 5 and to be output to TO4 (also used as P42). In this mode, the following conditions must be satisfied.

(Set value of TREG4) < (Set value of TREG5)

TRUN ← 0	Stop timer 4.
TREG4 ← **** **** **** ****	Set the duty.
TREG5 ← **** **** ****	Set the cycle.
T4FFCR← 1 1 0 0 1 1 0 0	Set the TFF4 inversion to be effected by match with TREG4 or TREG5. Initialize TFF4 to "0".
T4MOD ← 001001 * *	Select the internal clock for the input, and disable the capture
(**=01,10,11)	function.
P4CR ← 1	
(**=00,01,10)	Assign P42 as TO4.
P4FR ← 1	•
_TRUN ← 1 1	Start timer 4.
(Note) X; Don't care -; No chan	nge
Match with TREG4 (interrupt INTT4)	
Match with TREG5 (interrupt INTT5)	<u>/</u> [] [] [] []
TO4 pin	

When the double buffer of TREG4 is enabled in this mode, the value of register buffer 4 will be shifted in TREG4 at match with TREG5. This feature makes easy the handling of low duty waves (when duty rate is varied).

## (4) Application examples of capture function

The loading of up-counter (UC16) values into the capture registers CAP1 and CAP2, the timer flip-flop TFF4 inversion due to the match detection by comparators CP4 and CP5, and the output of the TFF4 status to TO4 pin can be enabled or disabled. Combined with interrupt function, they can be applied in many ways, for example:

- ① One-shot pulse output from external trigger pulse
- ② Frequency measurement
- 3 Pulse width measurement
- **④** Time difference measurement
- ① One-shot pulse output from external trigger pulse

Set the up-counter UC16 in free-running mode with the internal input clock, input the external trigger pulse from TI4 pin, and load the value of up-counter into capture register CAP1 at the rise edge of the TI4 pin. Then set to T4MOD<CAPM1,0>=01.

When the interrupt INT1 is generated at the rise edge of TI4 input, set the CAP1 value (c) plus a delay time (d) to TREG4 (= c+d), and set the above set value (c+d) plus a one-shot pulse width (p) to TREG5 (= c+d+p). When the interrupt INT1 occurs the T4FFCR register should be set that the TFF4 inversion is enabled only when the up-counter value matches TREG4 or 5. When interrupt INTT5 occurs, this inversion will be disabled.

TOSHIBA (UC/UP)

# TOSHIBA

TMP90C844




Figure 3.7 (4) One-Shot Pulse Output (with Delay)

Setting example: To output 2 ms one-shot pulse with 3 ms delay to the external trigger pulse to TI4 pin

Main setting Keep counting (Free-runnig) Count with  $\phi$ T1. T4MOD ← 00101001 Load the up-counter value into CAP1 at the rise edge T4FFCR← 110000 0.0 of T14 pin input. Clear TFF4 to zero. **Disable TFF4** inversion. P4CR 1 (\*\*=00,01,10)Select P42 as the TO4 pin. P4FR 0 1 0 - -INTEL ← Enable INT1, and disable INTT4 and INTT5. TRUN ← - - 1 1 - - - -Start timer 4.

#### Setting of INT1

TREG4 ← CAP1+3ms/øT1 TREG5 ← TREG4+2ms/øT1 T4FFCR← X X - - 1 1 - -Enable TFF4 inversion when the up-counter value matches TREG4 or 5. INTEL ← - - 1 - - - - Enable INTT5.

TMP90C844

Setting of INT5

 T4FFCR+
 1
 1
 0
 0

 L
 L
 Disable TFF4 inversion when the up-counter value matches TREG4 or 5.
 Disable INTT5.

 INTEL ←
 0
 Disable INTT5.

 (Note)
 X ; Don't care
 - ; No change

When delay time is unnecessary, invert timer flip-flop TFF4 when the upcounter value is loaded into capture register 1 (CAP1), and set the CAP1 value (c) plus the one-shot pulse width (p) to TREG5 when the interrupt INT1 occurs. The TFF4 inversion should be enabled when the up-counter (UC16) value matches TREG5, and disabled when generating the interrupt INTT5.




Figure 3.7 (5) One-Shot Pulse Output (without Delay)

#### **②** Frequency measurement

The frequency of the external clock can be measured in this mode. The clock is input through the TI4 pin, and its frequency is measured by the 8-bit timers (Timer 0 and Timer 1) and the 16-bit timer/event counter (Timer 4).

The TI4 pin input should be selected for the input clock of Timer 4. The value of the up-counter is loaded into the capture register CAP1 at the rise edge of the timer flip-flop TFF1 of 8-bit timers (Timer 0 and Timer 1), and into CAP2 at its fall edge.

The frequency is calculated by the difference between the loaded values in CAP1 and CAP2 when the interrupt (INTTO or INTT1) is generated by either 8-bit timer.

TMP90C844




Figure 3.7 (6) Frequency Measurement

For example, if the value for the level "1" width of TFF1 of the 8-bit timer is set to 0.5 sec. and the difference between CAP1 and CAP2 is 100, the frequency will be 100/0.5 [sec.]=200[Hz].

③ Pulse width measurement

This mode allows to measure the "H" level width of an external pulse. While keeping the 16-bit timer/event counter counting (free-running) with the internal clock input, the external pulse is input through the TI4 pin. Then the capture function is used to load the UC16 values into CAP1 and CAP2 at the rising edge and falling edge of the external trigger pulse respectively. The interrupt INT1 occurs at the falling edge of TI4.

The pulse width is obtained from the difference between the values of CAP1 and CAP2 and the internal clock cycle.

For example, if the internal clock is 0.8 microseconds and the difference between CAP1 and CAP2 is 100, the pulse width will be  $100 \times 0.8 = 80$  microseconds.




Figure 3.7 (7) Pulse Width Measurement

Note: Only in this pulse width measuring mode (T4MOD < CAPM1,0> = 10), external interrupt INT1 occurs at the falling edge of TI4 pin input. In other modes, it occurs at the rising edge.

The width of "L" level can be measured from the difference between the first C2 and the second C1 at the second INT1 interrupt.

**④** Time difference measurement

This mode is used to measure the difference in time between the rising edges of external pulses input through TI4 and TI5.

Keep the 16-bit timer/event counter (Timer 4) counting (free-running) with the internal clock, and load the UC16 value into CAP1 at the rising edge of the input pulse to TI4. Then the interrupt INT1 is generated.

Similarly, the UC16 value is loaded into CAP2 at the rising edge of the input pulse to TI5, generating the interrupt INT2.

The time difference between these pulses can be obtained from the difference between the time counts at which loading the up-counter value into CAP1 and CAP2 has been done.




Figure 3.7 (8) Time Difference Measurement

TOSHIBA (UC/UP)

## TOSHIBA

3.8 Stepping Motor Control/Pattern Generation Port (P6 and P7)

TMP90C844 contains 2 channels (M0 and M1) of 4-bit hardware stepping motor control/pattern generation ports (herein after called SMC) which actuate in synchronization with the (8-bit/16-bit) timers. The SMCs (M0 and M1) are shared by 4-bit I/O ports P6 and P7.

Channel 0 (M0) is synchronous with 8-bit timer 0 or timer 1, and channel 1 (M1) is synchronous with 8-bit timer 2 or timer 3 or 16-bit timer 4, to update the output.

The SMC ports are controlled by three control registers P67CR, P67FR, and TRDC and can select either stepping motor control mode or pattern generation mode.

3.8.1 Control Registers

(1) Ports 6 and 7 I/O selection register (P67CR)

This register specifies either input or output for each bit of the 4-bit I/O ports 6 and 7. When reset, all bits of P67CR are cleared to "0", so that port 6 and port 7 function as input ports. To use port 6 and port 7 as SMC, set all bits of P67CR to "1", specifying them as output pins.

P67CR is a write-only register and so cannot be read.

(2) Ports 6 and 7 function control register (P67FR)

This register is used for setting port 6 and port 7 as SMC. To use port 6 and port 7 as SMC, set P67FR < M0S > / < M1S > to "1".

With P67<PAT0>/<PAT1>, set SMC in either 8-bit write mode or 4-bit write mode. In 4-bit write mode, writing the SMC is executed only on the 4-bit shift alternate register, and SMC functions as a pattern generation port.

To use SMC as a stepping motor control port, select the method of excitation and the method to control the direction of rotation by P67FR < M0M > / < M1M > and P67FR < CCW0 > / < CCW1 >, respectively.

(3) Selecting the channel 1 synchronizing timer (TRDC)

With TRDC < M1T>, select a timer which synchronizes SMC channel 1 (M1). When < M1T>=0, M1 is synchronous with timer 2 or timer 3, while when < M1T>=1 it is synchronous with timer 4.

TMP90C844

## (4) Port 6


This is a 4-bit I/O port allocated to address FFCB.

The lower 4 bits are assigned as port 6, while the upper 4 bits function as the shifter alternate register SA6 which is used in pattern generation mode or to drive the stepping motor by 1-2 excitation.

### (5) Port 7

This is a 4-bit I/O port and allocated to address FFCC.

The lower 4 bits are assigned as port 7, while the upper 4 bits function as the shifter alternate register SA7 which is used in pattern generation mode or to drive the stepping motor by 1-2 excitation.



121190

Figure 3.8 (1) Port 6 and Port 7 I/O Selection Register (P67CR)

TMP90C844






Figure 3.8 (2a) Port 6 and Port 7 Function Control Register (P67FR)

#### TMP90C844 TOSHIBA 0 4 3 2 1 7 6 5 MOS M1M M1S PAT0 CCW0 3 M0M PAT1 CCW1 bit Symbol F67FR R/W R/W Read/Write (FFD0H) 0 0 0 0 0 0 0 After reset 0 0:General-0:Normal rotation 0:General-0: 8-bit 0:1 0: 8-bit 0:Normal 0:1 excitation or 2 excitation :1-2 excitation excitation or 2 excitation purpose port purpose port rotation write write Function :1-2 1:SMC excitation 1:SMC 1:Reverse rotation 1:Reverse rotation 1: 4-bit 1: 4-bit write write Selecting the function of port 7 General-purpose port 0 Stepping motor control/pattern 1 generation port 1 (M1) Stepping motor control port 1 mode (excitation) 1 or 2 excitation (full step) 0 1 1-2 excitation (half step) -Rotating direction of stepping motor control port 1 0 Normal rotation 1 **Reverse rotation** Selecting port 7 write mode 0 8-bit write 4-bit write (Pattern generation mode) (Only shifter alternate register can be 1 written.)

Figure 3.8 (2b) Port 6 and Port 7 Function Control Register (P67FR)

TMP90C844





		7	6	5	4	3	2	1	0
P6	bit Symbol	SA63	SA62	SA61	5A60	P63	P62	P61	P60
CBH)	Read/Write	W				R/W			
-	After reset		Unde	fined			Input	mode	
		Shift al	ternate reg motor	ister 0 for st control	tepping	Shared by	y stepping ı	motor cont	rol port (
	-						ft alternate tor control	register 0	Port 6
		7	6	5	4	3	2	1	0
7	bit Symbol	7 SA73	6 SA72	5 SA71	4 5A70	3 P73	2 P72	1 P71	0 P70
•	bit Symbol Read/Write			SA71			P72		<u>.</u>
•			SA72	SA71 V			P72 R/	P71	<u>.</u>
7 :CH)	Read/Write	SA73	SA72 V Unde	SA71 V fined ster 1 for st	SA70	P73	P72 R/ Input	P71 W	P70



TMP90C844

ę.

### 3.8.2 Pattern Generation Mode

SMC functions as a pattern generation port according to the setting of P67FR < PAT1 > / < PAT0 >. In this mode, because writing from CPU is executed only on the shifter alternate register, writing ports 6 and 7 can be done during the interrupt operation of the timer for shift trigger and a pattern can be output, synchronous with the timer.

In this mode, P67FR < M1M > / < M0M > must be always set to "1". Figure 3.8 (5) shows the block diagram of this mode.




Figure 3.8 (5) Pattern Generation Mode Block Diagram (Port 6)


In this pattern generation mode, only writing the output latch is disabled by hardware, but other functions do the same operation as 1-2 excitation in stepping motor control port mode. Accordingly, the data shifted by trigger signal from a timer must be written before the next trigger signal is output.


TMP90C844

## 3.8.3 Stepping Motor Control Mode

### (1) 4-phase 1-Step/2-Step Excitation

Figure 3.8 (6) and Figure 3.8 (7) show the output waveforms of 4-phase 1 excitation and 4-phase 2 excitation, respectively when channel 0 is selected.





#### TOSHIBA TMP90C844 Trigger signal from timer b0 b0 b3 b2 b1 M00 (P60) b3 b2 b1 **b**0 b1 M01 (P61) b1 b0 b3 b2 b2 M02 (P62) b3 b3 b0 b2 b1 M03 (P63) Initial value P6 ( $x \times x \times 1100$ )

Figure 3.8 (7) Output Waveforms of 4-Phase 2-step Excitation (Normal Rotation)

The operation when channel 0 is selected is explained below.

The output latch of M0 (also used as P6) is shifted at the rising edge of the trigger signal from the timer to be output to the port.

The direction of shift is specified by P67FR < CCW0 >: Normal rotation  $(M00 \rightarrow M01 \rightarrow M02 \rightarrow M03)$  when < CCW0 > is set to "0"; reverse rotation  $(M00 \leftarrow M01 \leftarrow M02 \leftarrow M03)$  when "1". 4-phase 1-step excitation will be selected when only one bit is set to "1" during the initialization of port 6, while 4-phase 2-step excitation will be selected when two consecutive bits are set to "1".

Figure 3.8 (8) shows the block diagram.





Figure 3.8 (8) Block Diagram of 4-Phase 1-step Excitation/2-step Excitation (Normal Rotation)

#### TMP90C844

· · · ·

#### (2) 4-Phase 1-2 step Excitation

Figure 3.8 (9) shows the output waveforms of 4-phase 1-2 step excitation when channel 0 is selected.



The initialization for 4-phase 1-2 step excitation is as follows.

By rearranging the initial value "b7 b6 b5 b4 b3 b2 b1 b0" to "b3 b7 b2 b6 b1 b5 b0 b4", the consecutive 3 bits are set to "1" and other bits are set to "0" (positive logic).

For example, if b3, b7, and b2 are set to "1", the initial value becomes "10001100", obtaining the output waveforms as shown in Figure 3.8 (9).

To get an output waveform of negative logic, set values 1's and 0's of the initial value should be inverted. For example, to change the output waveform shown in Figure 3.8 (9) into negative logic, change the initial value to "01110011".

The operation will be explained below for channel 0.

The output latch of M0 (shared by P6) and the shifter alternate register (SA6) for stepping motor control are shifted at the rising edge of trigger signal from the timer to be output to the port. The direction of shift is set by P67FR<CCW0>.

Figure 3.8 (10) shows the block diagram.




Figure 3.8 (10) Block Diagram of 4-Phase 1-2 step Excitation (Normal Rotation)

TMP90C844

Setting example: To drive channel 0 (M0) by 4-phase 1-2 step excitation (normal rotation) when timer 0 is selected, set each register as follows.

		7	6	5	4	3	2	1	0	
TRUN	÷	-	-	-	-	-	-	-	0	Stop timer 0, and clear it to zero.
TO1MO	)←	0	0	X	X	-	-	0	1	Set 8-bit timer mode and select $\phi$ T1 as the input clock of timer 0.
TFFCR	÷	-	-	-	-	1	0	1	0	Clear TFF1 to zero and enable the inversion trigger by timer 0.
TREGO	←	*	٠	*	*	*	*	*	*	Set the cycle in timer register.
P67CR	÷	-	-	-	-	1	1	1	1	Set all P6 bits to the output mode.
P67FR	+	-	-	-	-	0	0	1	1	Select 4-phase 1-2 step excitation mode and normal rotation .
P6	÷	1	0	0	0	1	1	0	0	Set an initial value.
TRUN	÷	-	-	1	-	-	-	-	1	Start timer 0.
(Note)		X	; D	on	't	ca	re		-;No	change

#### 3.8.4 Trigger Signal From Timer

The trigger signal from the timer which is used by SMC is not equal to the reverse trigger signal of each timer flip-flop (TFF1, TFF3, TFF4, and TFF5) and differs as shown in Table 3.8 (1) depending on the operation mode of the timer.

	TFF1 inversion	SMC shift
8-bit timer mode	Selected by TFFCR0 (FF1IS) when the up-counter value matches TREG0 or TREG1 value.	
16-bit timer mode	When the up-counter value matches with both TREG0 and TREG1 values (The value of up- counter = TREG1*28 + TREG0)	<
PPG output mode	When the up-counter value matches with both TREG0 and TREG1	When the up-counter value matches TREG1 value (PPG cycle)
PWM output mode	When the up-counter value matches TREG0 value at PWM cycle.	Trigger signal for SMC shift is not output.

Table 3.8 (1) 8-Bit Timers 0 and 1 (Same for timers 2 and 3)

Note: To shift SMC, TFFCR < FF1IE > must be set to "1" to enable TFF1 inversion.


Channel 1 of SMC can be synchronized with the 16-bit timer. In this case, the SMC shift trigger signal from the 16-bit timer is output only when the up-counter value matches TREG5. Set either T4FFCR<EQ5T4> or T4MOD<EQ5T5>to "1".

TMP90C844

## 3.8.5 Application of SMC and Timer Output

As explained in 3.8.4 "Trigger signal from timer", the timing to shift SMC and invert TFF differs depending on the mode of timer. An application to operate SMC while operating an 8-bit timer in PPG mode will be explained below.

To drive a stepping motor, in addition to the value of each phase (SMC output), synchronizing signal is often required at the timing when excitation is changed over. In this application, noting this fact, port 6 is used as a stepping motor control port to output a synchronizing signal to the TO1 pin (shared by P40).



Output Waveforms of 4-Phase 1-step Excitation

#### Setting example:

← 76543	10
TRUN ←	0 0 Stop timer 0, and clear it to zero.
T01MOD← 1 0 X X X	<ul> <li>0 1 Set timer 0 and timer 1 in PPG output mode and select</li> <li> <i>φ</i>T1 as the input clock.     </li> </ul>
TFFCR ← 1 1 0	1 X Enable TFF1 inversion and set TFF1 to "1".
TREG0 ← * * * * *	* * Set the duty of TO1 for TREG0.
TREG1 + * * * * *	* * Set the cycle of TO1 for TREG1.
P4FR ← X X - P4CR ←	Accimp B40 oc T01
P67FR ← 0	0 1 Set P6 as SMC in 4-phase 1-step excitation mode.
P67CR ← 1	1 1 Set all P6 bits to output mode.
P6 ← * * * * *	* * Set an initial value.
TRUN ← 1	1 1 Start timer 0 and timer 1.
(Note) X; Don't care	-; No change

TMP90C844

## 3.9 Serial Channel

TMP90C844 contains a serial I/O channel for full duplex asynchronous transmission (UART) as well as for I/O extension.

The serial channel has the following operation modes.


- • I/O interface mode ——— Mode 0: To transmit and receive I/O data as well as the synchronizing signal SCLK for extending I/O.

• Asynchronous transmission (UART) mode Mode 1: 7-bit data Mode 2: 8-bit data Mode 3: 9-bit data


In mode 1 and mode 2, a parity bit can be added. Mode 3 has wake-up function for making the master controller start slave controllers in serial link (multi-controller system).

Figure 3.9 (1) shows the data format (for one frame) in each mode.


• Mode 0 (I/O interface mode)





Mode 1 (7-bit UART mode)



Mode 2 (8-bit UART mode)







The serial channel has a buffer register for transmitting and receiving operations, in order to temporarily store transmitted or received data, so that transmitting and receiving operations can be done independently (full duplex).

However, in I/O interface mode, SCLK (serial clock) pin is commonly used for both transmission and receiving, the channel becomes half-duplex.

The receiving buffer register is of a double buffer structure to prevent the occurrence of overrun error and provides one frame of margin before CPU reads the received data. Namely, the one buffer stores the already received data while the other buffer receives the next frame data.

In the UART mode, a check function is added not to start the receiving operation by error start bits due to noise. The channel starts receiving data only when the start bit is detected to be normal at least twice in three samplings.

When the transmission buffer becomes empty and requests the CPU to send the next transmission data, or when data is stored in the transmission buffer and the CPU is requested to read the data, INTTX or INTRX interrupt occurs. Besides, if an overrun error, parity error, or framing error occurs during receiving operation, flag SCCR<OERR, PERR, FERR> will be set.

In I/O interface mode, it is possible to input synchronous signals as well as to transmit or receive data by external clock.

The serial channel includes a special baud rate generator, which can set any baud rate by dividing the frequency of 4 clocks ( $\phi$ T0,  $\phi$ T2,  $\phi$ T8, and  $\phi$ T32) from the internal prescaler (shared by 8-bit/16-bit timer) by the value 2 to 16.


TOSHIBA (UC/UP)

## TOSHIBA


#### TMP90C844

### 3.9.1 Control Registers

The serial channel is controlled by 4 control registers SCMOD, SCCR, BRGCR, and P23FR. Transmitted and received data are stored in register SCBUF.












Figure 3.9 (3) Serial Channel Control Register (SCCR)





TMP90C844



Note: To use the baud rate generator, set TRUN < PRRUN > to "1", putting the prescaler in RUN mode.

Figure 3.9 (5) Baud Rate Generator Control Registers (BRGCR)

54E D 🗰 9097249 0021185 982 🖿

TMP90C844

EZOT




Figure 3.9 (6) Port 2 and Port 3 Function Registers (P23FR)

TMP90C844

مع الإستاني مع الإستاني مع مع الرا

## 3.9.2 Configuration

Figure 3.9 (7) shows the block diagram of the serial channel.




Figure 3.9 (7) Block Diagram of the Serial Channel

## ① Baud rate generator

Baud rate generator comprises a circuit that generates transmission and receiving clocks to determine the transfer rate of the serial channel.

The input clock to the baud rate generator,  $\phi T0$  (fc/4),  $\phi T2$  (fc/16),  $\phi T8$  (fc/64), or  $\phi T32$  (fc/256) is generated by the 9-bit prescaler which is shared by the timers. One of these input clocks is selected by the baud rate generator control register BRGCR<BG1,0>.

The baud rate generator includes a 4-bit frequency divider, which divides frequency by 2 to 16 values to determine the transfer rate.

How to calculate a transfer rate when the baud rate generator is used is explained below.

• UART mode

• I/O interface mode

$$Transfer rate =$$

 $\frac{\text{Input clock of baud rate generator}}{\text{Frequency divisor of baud rate generator}} \div 2$ 

The relation between the input clock and the source clock (fc) is as follows.

 $\phi T0 = fc/4$  $\phi T2 = fc/16$  $\phi T8 = fc/64$  $\phi T32 = fc/256$ 

Accordingly, when source clock fc is 12.288 MHz, input clock is  $\phi$ T2 (fc/16), and frequency divisor is 5, the transfer rate in UART mode becomes as follows:

Transfer rate =  $\frac{fc/16}{5}$  + 16

 $=12.288 \times 10^{6}/16/5/16 = 9600$  (bps)

Table 3.9 (1) shows an example of the transfer rate in UART mode.

Also with 8-bit timer 2, the serial channel can get a transfer rate. Table 3.9 (2) shows an example of baud rate using timer 2.

TMP90C844

Table 3.9 (1) Selection of Transfer Rate (1) (V	Vhen Baud Rate Generator Is Used)
---	-----------------------------------

Source clock (fc)	Input clock Frequency divisor	∳T0 (FC/4)	¢T2 (FC/16)	∳T8 (FC/64)	∳T32 (FC/256)	]
9.8304MHZ						Units: Kbps
	2	76.800	19.200	4.800	1.200	1
	4	38.400	9.600	2.400	0.600	
	8	19.200	4.800	1.200	0.300	
	0	9.600	2.400	0.600	0.150	
12.288MHZ						]
	5	38.400	9.600	2.400	0.600	
	A	19.200	4.800	1.200	0.300	1
14.7456MHZ						
	3	76.800	19.200	4.800	1.200	1
	6	38.400	9.600	2.400	0.600	1
	с	19.200	4.800	1.200	0.300	1

 Table 3.9 (2)
 Selection of Transfer Rate (2)

	(V	<u>Vhen Timer 2</u>	(Input Clock	¢⊤1) Is Used)	Units:Kbps
fc TREG2	12.288 MHz	12 MHz	9.8304 MHz	8 MHz	6.144 MHz
1H	96		76.8	62.5	48
2H	48		38.4	31.25	24
3H	32	31.25			16
4H	24		19.2		12
5H	19.2				9.6
8H	12		9.6		6
АН	9.6				4.8
10H	6		4.8		3
14H	4.8				2.4

131190

How to calculate the transfer rate (when timer 2 is used):

Transfer rate =  $\frac{1}{\text{TREG2}} \times \frac{1}{16} \times (\text{Input clock of timer 2})$ Input clock of timer 2  $\phi T1 = \frac{\text{fc}}{8}$  $\phi T4 = \frac{\text{fc}}{32}$  $\phi T16 = \frac{\text{fc}}{128}$ 

MCU90-613

② Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

1) I/O interface mode

When in SCLK output mode with the setting of SCCR < IOC > = "0", the basic clock will be generated by dividing by 2 the output of the baud rate generator described before. When in SCLK input mode with the setting of SCCR < IOC > = "1", the rising edge or falling edge will be detected according to the setting of SCCR < SCLKC > register to generate the basic clock.

2) Asynchronous communication (UART) mode

According to the setting of SCMOD<SC1,0>, the above baud rate generator clock, internal clock  $\phi 1$  (fc/2) (312.5 Kbaud at 10 MHz), or the match detect signal from timer 2 will be selected to generate the basic clock SIOCK.

#### 3 Receiving counter

The receiving counter is a 4-bit binary counter used in asynchronous communication (UART) mode and counts up by SIOCLK clock. 16 pulses of SIOCLK are used for receiving 1 bit of data, and the data bit is sampled three times at 7th, 8th and 9th clock.

With the three samples, the received data is evaluated by the rule of majority.

For example, if the sampled data bit is "1", "0" and "1" at 7th, 8th and 9th clock respectively, the received data is evaluated as "1". The sampled data "0", "0" and "1" is evaluated that the received data is "0".

- ④ Receiving control
  - 1) I/O interface mode

When in SCLK output mode with the setting of SCCR < IOC > = "0", RxD signal will be sampled at the rising edge of shift clock which is output to SCLK pin.

When in SCLK input mode with the setting SCCR < IOC > = "1" RxD signal will be sampled at the rising edge or falling edge of SCLK input according to the setting of SCCR < SCLKC > register.

2) Asynchronous communication (UART) mode

The receiving control has a circuit for detecting the start bit by the rule of majority. When two or more "0" are detected during 3 samples, it is recognized as normal start bit and the receiving operation is started.

Data being received are also evaluated by the rule of majority.

TMP90C844

## 5 Receiving buffer


To prevent overrun from occurring, the receiving buffer has a double structure. Received data are stored one bit by one bit in the receiving buffer 1 (shift register type). When 7 bits or 8 bits of data is stored in the receiving buffer 1, the stored data are transferred to another receiving buffer 2 (SCBUF), generating an interrupt INTRX. The CPU reads only receiving buffer 2 (SCBUF). Even before the CPU reads the receiving buffer 2 (SCBUF), the received data can be stored in the receiving buffer 1. However, unless the receiving buffer 2 (SCBUF) is read before all bits of the next data are received by the receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of the receiving buffer 1 will be lost, although the contents of the receiving buffer 2 and SCCR<RB8> is still preserved.

The parity bit added in 8-bit UART mode and the most significant bit (MSB) in 9-bit UART mode are stored in SCCR<RB8>.

When in 9-bit UART mode, the wake-up function of the slave controllers is enabled by setting SCMOD<WU> to "1", and interrupt INTRX occurs only when SCCR < RB8 > is set to "1".

#### 6 Transmission counter

Transmission counter is a 4-bit binary counter which is used in asynchronous communication (UART) mode and, like a receiving counter, counts by SIOCLK clock, generating TxDCLK every 16 clock pulses.



#### O Transmission controller

1) I/O interface mode

In SCLK output mode with the setting of SCCR<IOC>="0", the data in the transmission buffer are output bit by bit to TxD pin at the rising edge of shift clock which is output from SCLK pin.

In SCLK input mode with the setting of SCCR < IOC > ="1", the data in the transmission buffer are output bit by bit to TxD pin at the rising edge or falling edge of SCLK input according to the setting of SCCR < SCLKC > register.

#### 2) Asynchronous communication (UART) mode

When transmission data are written in the transmission buffer sent from the CPU, transmission starts at the rising edge of the next TxDCLK, generating a transmission shift clock TxDSFT.

#### TMP90C844

#### (8) Transmission buffer

Transmission buffer SCBUF shifts out and sends the transmission data written from the CPU from the least significant bit (LSB) in order, using transmission shift clock TxDSFT which is generated by the transmission control. When all bits are shifted out, the transmission buffer becomes empty and generates INTTX interrupt.

#### 9 Parity control circuit

When serial channel control register SCCR<PE> is set to "1", it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART or 8-bit UART mode. With SCCR<EVEN> register, even (odd) parity can be selected.

For transmission, parity is automatically generated according to the data written in the transmission buffer SCBUF, and data are transmitted after being stored in SCBUF<TB7> when in 7-bit UART mode while in SCMOD<TB8> when in 8-bit UART mode. <PE> and <EVEN> must be set before transmission data are written in the transmission buffer.

For receiving, data are shifted in the receiving buffer 1, and parity is added after the data are transferred in the receiving buffer 2 (SCBUF), and then compared with  $\langle RB7 \rangle$  of SCBUF when in 7-bit UART mode and with SCCR $\langle RB8 \rangle$  when in 8-bit UART mode. If they are not equal, a parity error occurs, and SCCR $\langle PERR \rangle$  flag is set.

O Error flag

Three error flags are provided to increase the reliability of receiving data.

1. Overrun error (SCCR<OERR>)

If all bits of the next data are received in receiving buffer 1 while valid data are stored in receiving buffer 2 (SCBUF), an overrun error will occur.

2. Parity error (SCCR < PERR>)

The parity generated for the data shifted in receiving buffer 2 (SCBUF) is compared with the parity bit received from RxD pin. If they are not equal, a parity error occurs.

3. Framing error (SCCR<FERR>)

The stop bit of received data is sampled three times around the center. If the majority is "0", a framing error occurs.

Ì

## TOSHIBA

TMP90C844

*C* - - -

#### 

1) UART mode

#### Receiving

Mode	9 Bit	8 Bit + parity	8 Bit, 7 Bit + parity, 7 Bit
Interrupt timing	Center of last bit (Bit 8)	Center of last bit (parity bit)	Center of stop bit
Framing error timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error timing	Center of last bit (Bit 8)	Center of last bit (parity bit)	Center of stop bit
Overrun error timing	Center of last bit (Bit 8)	Center of last bit (parity bit)	Center of stop bit

Note: Framing error occurs after an interrupt has occurred. Therefore, to check for framing error during interrupt operation, it is necessary to wait for 1 bit period of time.

#### Transmitting

Mode	9 Bit	8 Bit + parity	8 Bit, 7 Bit + parity, 7 Bit
Interrupt timing	Just before last bit is transmitted.	←	←

TMP90C844


#### 3.9.3 Operational Description

(1) Mode 0 (I/O interface mode)

This mode is used to increase the number of I/O pins of TMP90C844 for transmitting or receiving data to or from the external shifter register.

This mode includes SCLK output mode to output synchronous clock SCLK and SCLK input mode to input external synchronous clock SCLK.

Example of SCLK output mode connection



• Example of SCLK input mode connection




Figure 3.9 (8) I/O Interface Mode

TMP90C844

## 1 Transmission

In SCLK output mode, 8-bit data and synchronous clock are output from TxD pin and SCLK pin, respectively, each time the CPU writes data in the transmission buffer. When all data is output, IRFL<IRFTX> will be set to generate INTTX interrupt.




Figure 3.9 (9) Transmitting Operation in I/O Interface Mode (SCLK Output Mode)

In SCLK output mode, 8-bit data are output from TxD pin when SCLK input becomes active while data are written in the transmission buffer by CPU. When all data are output, <IRFTX> will be set to generate INTTX interrupt.




Figure 3.9 (10) Transmitting Operation in I/O Interface Mode (SCLK Input Mode)

#### TMP90C844

#### ② Receiving

In SCLK output mode, received data are read by the CPU, and synchronous clock is output from SCLK pin and the next data are shifted in the receiving buffer 1 whenever the receive interrupt flag IRFL<IRFRX> is cleared. When 8-bit data are received, the data will be transferred in the receiving buffer 2 (SCBUF), and <IRFRX> will be set again to generate INTRX interrupt.




Figure 3.9 (11) Receiving Operation in I/O Interface Mode (SCLK Output Mode)

In SCLK input mode, received data are read by the CPU, and the next data is shifted in the receiving buffer 1 when SCLK input becomes active while the receive interrupt flag <IRFRX> is cleared. When 8-bit data is received, the data will be shifted in the receiving buffer 2 (SCBUF), and <IRFRX> will be set again to generate INTRX interrupt.




Figure 3.9 (12) Receiving Operation in I/O Interface Mode (SCLK Input Mode)

For data reception, the system must be placed in the receive enable state (SCMOD < RXE > = "1")

(2) Mode 1 (7-bit UART Mode)

7-bit mode can be set by setting serial channel mode register SCMOD < SM1,0 > to "01".

In this mode, a parity bit can be added, and the addition of a parity bit can be enabled or disabled by serial channel control register.

TMP90C844

SCCR<PE>, and even parity or odd parity is selected by SCCR<EVEN> when <PE> is set to "1" (enable).

Setting example: When transmitting data with the following format, the control registers should be set as described below.



-										
		7	6	5	4	3	2	1	0	
P3CR	+	1	-	-	-	-	-	-	-	Select P37 as the TxD pin.
P23FF	+	-	1	-	-		0	0	0	Select P37 as the 1xD pin.
SCMOD	•	Х	0		Х	0	1	0	1	Set 7-bit UART mode.
SCCR	÷	Х	1	1	X	Х	Х	Х	X	Add an even parity.
BRGCR	+	0	X	1	0	0	1	0	1	Set transfer rate at 2400 bps.
TRUN	÷	Х	Х	1	-	-	-	-	-	Start the prescaler for the baud rate generator.
INTEL										Enable INTTX interrupt.
	←	*	*	٠	*	*	*	*	*	Set data for transmission.
			_	_					_	

(Note) X; Don't care -; No change

#### (3) Mode 2 (8-bit UART Mode)

8-bit UART mode can be specified by setting SCMOD < SM1,0 > to "10". In this mode, parity bit can be added, the addition of a parity bit is enabled or disabled by SCCR < PE >, and even parity or odd parity is selected by SCCR < EVEN > when < PE > is set to "1" (enable).

Setting example: When receiving data with the following format, the control register should be set as described below.



Direction of transmission (transmission rate: 9600 bps @ fc = 12.288 MHz)

TMP90C844

Main setting

Γ ·	- 7	6	5	4	3	2	1	0	
P3CR +		-	0	-	-	-	-	-	Specify P35 (RxD) as the input pin.
SCMOD +		0	1	Х	1	0	0	1	Enable receiving in 8-bit UART mode.
SCCR +	⊢ X	0	1	X	X	X	X	X	Add an odd parity.
BRGCR +	<b>⊢ 0</b>	X	0	1	0	1	0	1	Set transfer rate at 9600 bps.
TRUN +	⊢ X	X	1	-	-	-	-	-	Start the prescaler for the baud rate generator.
INTEL +		-	-	-	1	-	-	-	Enable INTRX interrupt.

INTRX processing

Acc ← SCCR AND 00011100 if Acc ≠ 0 then error	Check for error.
Acc ← SCBUF	Read the received data.
	ange


(4) Mode 3 (9-bit UART Mode)

9-bit UART mode can be specified by setting SCMOD < SM1,0 > to "11". In this mode, parity bit cannot be added.

For transmission, the MSB (9th bit) is written in SCMOD<TB8>, while in receiving it is stored in SCCR<RB8>. For writing and reading the buffer, the MSB is read or written first then SCBUF.

#### Wake-up function

In 9-bit UART mode, the wake-up function of slave controllers is enabled by setting SCMOD < WU > to "1". The interrupt INTRX occurs only when SCCR < RB8 > = 1.



Note: TxD pin of the slave controllers must be in open drain output mode.

Figure 3.9 (13) Serial Link Using Wake-Up Function

## TOSHIBA

TMP90C844

Protocol

- ① Select the 9-bit UART mode for the master and slave controllers.
- ② Set SCMOD < WU > bit of each slave controller to "1" to enable data receiving.
- (3) The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (bit 8) SCMOD<TB8> is set to "1".



- (4) Each slave controller receives the above frame, and clears WU bit to "0" if the above select code matches its own select code.
- (5) The master controller transmits data to the specified slave controller whose SCMOD<WU> bit is cleared to "0". The MSB (bit 8) SCMOD<TB8> is cleared to "0".



6 The other slave controllers (with the SCMOD<WU> bit remaining at "1") ignore the receiving data because their MSBs (bit 8 or SCCR<RB8>) are set to "0" to disable the interrupt INTRX.

When the WU bit is cleared to "0", the interrupt INTRX occurs, so that the slave controller can read the receiving data.

The slave controllers (WU=0) transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.

Setting example: To link two slave controllers serially with the master controller, and use the internal clock  $\phi/1$  (fc/2) as the transfer clock.

#### TOSHIBA TMP90C844 TxD RxD TxD **RxD** TxD RxD Slave 2 Slave 1 Master Select code Select code 00001010 00000001 Setting the master controller P3CR ← 1 - 0 - - - - -Select P35 as TxD pin and P37 as RxD pin. $P23FR \leftarrow -1 - - 0 0 0$ Main INTEL ← - - - 1 1 - -**Enable INTRX and INTTX.** Set $\phi$ 1 (fc/2) as the transmission clock in 9-bit UART mode. SCMOD + 1 0 1 0 1 1 1 0 Set the select code for slave controller 1. SCBUF ← 0 0 0 0 0 0 0 1 SCMOD + 0 - - - - - - -Sets SCMOD<TB8> to"0". INTTX interrupt SCBUF + \* \* \* \* Set data for transmission. \* ٠ . Setting the slave controller 2 Select P35 as RxD pin and P37 as TxD pin (open drain P3CR ← 1 - 0 - - - - f output). $P23FR \leftarrow 1 1 - - - 0 0 0$ Main INTEL ← - - - 1 1 - -Enable INTRX and INTTX. Set <WU> to "1" in the 9-bit UART transmission mode SCMOD + 0 0 1 1 1 1 1 0 with transfer clock $\phi 1$ (fc/2). Acc + SCBUF INTRX if Acc = Select code interrupt then SCMOD $\leftarrow$ - - - 0 - - -Clear < WU> to "0". -; No change (Note) X; Don't care

TMP90C844

#### 3.10 Analog/Digital Converter

TMP90C844 contains a high-speed, high-accuracy analog/digital converter (A/D converter) with 4-channel analog input that features 8-bit sequential comparison. Figure 3.10 (1) shows the block diagram of the A/D converter. 4-channel analog input pins (AN3 to AN0) are shared by input-only port P5 and so can be used as input port.




Figure 3.10 (1) Block Diagram of A/D Converter

TMP90C844

### 3.10.1 Control Registers




Figure 3.10 (2) A/D Conversion Mode Register (ADMOD)

MCU90-626

റ

ł

## TOSHIBA

TMP90C844




Figure 3.10 (3) A/D Conversion Result Register (ADREG0~ADREG3)

3.10.2 Operation

(1) Analog Reference Voltage

High analog reference voltage is applied to the VREF pin, and the low analog voltage is applied to AGND pin.

The reference voltage between VREF and AGND is divided by 256 using ladder resistance, and compared with the analog input voltage for A/D conversion.

(2) Analog Input Channels

Analog input channel is selected by ADMOD<ADCH1,0>. However, which channel to select depends on the operation mode of the A/D converter.

In fixed analog input mode, one channel is selected by ADMOD<ADCH1,0> among three pins: AN0 to AN3.

In analog input channel scan mode, the number of channels to be scanned from AN0 is specified by ADMOD<ADCH1,0>, such as AN0 $\rightarrow$ AN1, AN0 $\rightarrow$ AN1 $\rightarrow$ AN2, and AN0 $\rightarrow$ AN1 $\rightarrow$ AN2 $\rightarrow$ AN3.

When reset, A/D conversion channel register will be initialized to ADMOD < ADCH1, 0 > = 00, so that AN0 pin will be selected.

The pins which are not used as analog input channel can be used as ordinary input port P5.

(3) Starting A/D conversion

A/D conversion starts when A/D conversion register ADMOD<ADS> is written "1". When A/D conversion starts, A/D conversion busy flag ADMOD<ADBF> which indicates "A/D conversion is in progress" will be set to "1".

(4) A/D Conversion Mode

Both fixed A/D conversion channel mode and A/D conversion channel scan mode have two conversion modes, i.e., single and repeat conversion modes.

In fixed channel repeat mode, conversion of specified one channel is executed repeatedly.

In scan repeat mode, scanning from AN0,  $\dots \rightarrow$  AN3 is executed repeatedly. A/D conversion mode is selected by ADMOD<REPET, SCAN>.

(5) A/D Conversion Speed Selection

There are two A/D conversion speed modes: high speed mode and low speed mode. The selection is executed by ADMOD<ADCS> register.

When reset, ADMOD<ADCS> will be initialized to "0", so that high speed conversion mode will be selected.

#### MCU90-628

- (6) A/D Conversion End and Interrupt
  - A/D conversion single mode

ADMOD<EOCF> for A/D conversion end will be set to "1", ADMOD<ADBF> flag will be reset to "0", and INTAD interrupt will be enabled when A/D conversion of specified channel ends in fixed conversion channel mode or when A/D conversion of the last channel ends in channel scan mode.

A/D interrupt INTAD is controlled by the interrupt mask INTEH<IET2> commonly used for timer 2 INTT2 interrupt, and INTAD or INTT2 is selected by INTEH<ADIS>. To enable INTAD, set both INTEH<IET2> and INTEH<ADIS> to "1".

Both INTAD and INTT2 interrupts jump to the same vector address (0030H), so that it is judged by <ADIS> whether INTAD interrupt or INTT2 interrupt is being requested now.

Interrupt requesting flip-flop is cleared only by resetting operation or reading the A/D conversion result storing register and cannot be cleared by instruction. When interrupt source is changed (between INTAD or INTT2), the previous interrupt requesting flag will automatically be cleared.

• A/D conversion repeat mode

For both fixed conversion channel mode and conversion channel scan mode, INTAD will be disabled when in repeat mode. Always leave the INTEH < ADIS > flag at "0".

Write "0" to ADMOD<REPET> to end the repeat mode. Then, the repeat mode will be exited as soon as the conversion in progress is completed.

(7) Storing the A/D Conversion Result

The results of A/D conversion are stored in ADREG0 to ADREG3 registers for each channel. In repeat mode, the registers are updated whenever conversion ends. ADREG0 to ADREG3 are read-only registers.

(8) Reading the A/D Conversion Result

The results of A/D conversion are stored in ADREG0 to ADREG3 registers. When the contents of one of ADREG0 to ADREG3 registers are read, ADMOD<EOCF> will be cleared to "0".

Setting example: ① When the analog input voltage of the AN3 pin is A/D converted and the results are read in the memory at FF10H by A/D interrupt INTAD routine

TOSHI	BA	TMP90C844
Main setting	INTEH ← X - 1 1 - ADMOD ← X X 0 0 0 1 1 1	Enable INTAD. Specify AN3 pin as an analog input channel and starts A/D conversion in high speed mode.
INTAD routine	A ← ADREG3 (FF10H)← A	Read the value of ADREG3 into the accumulator and store the value of the accumulator in the memory at FF10H.
		e analog input voltage of AN0~AN2 pins is kept A/D 1 in high speed conversion channel scan repeat mode
	INTEH ← X - 0	Disable INTAD.
	ADMOD ← X X 1 1 0 1 1 0 (Note) X;Don't care -;P	Start the A/D conversion of analog input channels AN0~AN2 in the high-speed scan repeat mode. No change

#### 3.11 Watchdog Timer (Runaway Detecting Timer)

When the malfunction (runaway) of the CPU occurs due to any cause such as noise, the watchdog timer (WDT) detects it to return to the normal state. When WDT has detected malfunction, a non-maskable interrupt is generated to indicate it to the CPU.

#### 3.11.1 Configuration

Figure 3.11 (1) shows the block diagram of the watchdog timer (WDT).

The watchdog timer consists of 22-stage binary counter which uses  $\phi 1$  (fc/2) as the input clock, selector that selects one from the four outputs generated from the binary counter, flip-flop for enable/disable control, and two control registers.

The watchdog timer generates interrupt INTWD after the detection time set with watchdog timer detection time selection register WDMOD<WDTP1,0> and clears to zero by software (instruction) the watchdog timer binary counter before INTWD interrupt occurs. If the CPU malfunctions (runs away) due to causes such as noise and does not execute the instruction to clear the watchdog timer, the binary counter will overflow, and an INTWD interrupt will be generated. The CPU is notified of malfunction (runaway) by the INTW interrupt and runs the anti-malfunction (runaway) program to return to normal operation.

The watchdog timer restarts operation immediately after resetting is released.

The watchdog timer stops only in the STOP mode. After the STOP mode is released and the warming up time has elapsed, the watchdog timer resumes operation.

The watchdog timer operates in the other standby modes (IDLE1 and RUN mode), whereas it can be disabled when entering one of these standby modes.

## TOSHIBA

TMP90C844




Figure 3.11 (1) Block Diagram of Watchdog Timer

#### 3.11.2 Control Registers

Watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

#### (1) Watchdog Timer Mode Register (WDMOD)

① Setting the detecting time of watchdog timer

This 2-bit register is used to set the watchdog timer interrupt time for detecting the runaway. This register is initialized to WDMOD<WDTP1, 0>=00 when reset, and therefore  $2^{16}$ /fc is set. (The number of states is approx. 32,768.)

② Watchdog timer enable/disable control register WDMOD<WDTE>

When reset, WDMOD<WDTE> is initialized to "1" enable the watchdog timer. To disable, it is necessary to clear this bit to "0" and write the disable code (B1H) in the watchdog timer control register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return from the disable state to enable state by merely setting  $\langle WDTE \rangle$  to "1".

#### TOSHIBA TMP90C844 7 6 5 4 3 2 1 0 WARM HALTMI HALTMO bit Symbol WDTE WDTP1 WDTP0 ł EXF DRIVE WDMOD Read/Write R/W R R/W (FFD2H) After reset 1 0 0 0 Undefined 0 0 0 1: WDT WDT detecting time Warming Standby mode Inverts each time the EXX Drive :1: the pin Enable 00: 2<sup>16</sup>/fc Up time 00: RUN even in Function 01: 2<sup>18</sup>/fc 0: 2¹⁴/fc 01: STOP instructio STOP n is mode. 1: 2<sup>16</sup>/fc 10: IDLE1 10: 2<sup>20</sup>/fc executed 11: -11: 2<sup>22</sup>/fc Explained in 3.4.4 "STOP mode" Inverts each time the EXX instruction is executed. Select the standby mode by **HALT** instruction 00 RUN mode \* STOP mode 01 10 IDLE1 mode Cannot be used. 11 Select warming-up time when returned from STOP mode 0 214/fc (approx. 1.6 ms) 216 / fc (approx. 6.6 ms) 1 Note: The above times are given for the case fc = 10 MHz. Select the detecting period of watchdog timer \* 00 216 / fc (approx. 6.6 ms) 01 218 / fc (approx. 26.2 ms) 10 2<sup>20</sup> / fc (approx. 105 ms) 11 222/fc (approx. 419 ms) Note: The above times are given for the case fc = 10 MHz.Watchdog timer enable/disable control 0 **Disable** (Note) Enable 1 Note: To disable, it is also necessary to write the disable code to WDČR

register. Disabling is not possible by writing to this register alone.

Figure 3.11 (2) Watchdog Timer Mode Register

TOSHIBA	ТМР90С844

(2) Watchdog Timer Control Register (WDCR)

This register is used to disable and clear the watchdog timer function.

Disable control

By writing the disable code (B1H) in this WDCR register after clearing WDMOD<WDTE> to "0", the watchdog timer can be disabled.

WDMOD  $\leftarrow 0 - - - - X X$ Clear WDMOD < WDTE > to "0".WDCR  $\leftarrow 1 \ 0 \ 1 \ 1 \ 0 \ 0 \ 1$ Write the disable code (B1H).


Enable control

Set WDMOD < WDTE > to "1".

• Watchdog timer clear control

The watchdog timer can be cleared and resume counting by writing the clear code (4EH) into the WDCR register.

WDCR ← 0 1 0 0 1 1 1 0 Write the clear code (4EH).



- Disable/clear watchdog timer.

B1H	Disable code
4EH	Clear code
Other	- <u></u>

#### Figure 3.11 (3) Watchdog Timer Control Register

#### TMP90C844

#### 3.11.3 Operation

The watchdog timer generates interrupt INTWD after the detecting time set with watchdog timer detecting time selection register WDMOD<WDTP1,0> and clears to zero by software (instruction) the watchdog timer binary counter before INTWD interrupt occurs. If the CPU malfunctions (runs away) due to causes such as noise and does not execute the instruction to clear the watchdog timer, the binary counter will overflow, and an INTWD interrupt will be generated. The CPU is notified of malfunction (runaway) by the INTW interrupt and runs the anti-malfunction (runaway) program to return to normal operation.

The watchdog timer restarts operation immediately after resetting is released.

The watchdog timer stops its operation in the IDLE1 and STOP modes. In the RUN mode, the watchdog timer is enabled.

However, the function can be disabled when entering the RUN mode.

Example : ① Clear the binary counter

WDCR + 0 1 0 0 1 1 1 0 Write clear code (4EH).

② Set the watchdog timer detecting time to  $2^{18}$ /fc

 $WDMOD \leftarrow 1 \ 0 \ 1 \ - \ - \ X \ X$ 

3 Disable the watchdog timer.

$WDMOD \leftarrow 0 X X$	Clear WDMOD <wdte> to "0".</wdte>
WDCR ← 1 0 1 1 0 0 0 1	Write disable code (B1H).

Set the STOP mode (warming up time:  $2^{16}/fc$ )

WDMOD ← 1 0 1 X X	Set the STOP mode.
Executes HALT command.	Execute HALT instruction. Set the standby
	mode.


TMP90C844


### 3.12 Slave Bus Interface

TMP90C844 has an internal slave bus interface function that can directly interface with 16-bit CPUs.

This slave bus interface function can be used to directly connect R/W type CPUs and  $\overline{RD}$  and  $\overline{WR}$  type CPUs.

The slave bus interface block diagram is shown in Figure 3.12(1).





#### 3.12.1 Control Register

P23FR < RWS, SLAVE > is used to set the slave bus interface modes.




Figure 3.12 (2) Function Registers for Port 2 and Port 3 (P23FR)

The slave bus interface input buffer and output buffer are assigned to the same memory addresses as for port 2 and are effective only when P23FR < SLAVE > = "1". Status register for slave (STATUS) is assigned to memory address FFEEH.




Figure 3.12 (3) Input/Output Buffers




Figure 3.12 (4) Status Register for Slave Bus (STATUS)

#### 3.12.2 Operation

When P23FR  $\langle SLAVE \rangle$  is set to "1" and the slave bus mode is enabled, port 2 (P20~P27) becomes the slave bus used to transfer data, commands and status to and from the host CPU. In addition, P30~P33 become the host CPU control signal input pins and P34 is used to output status from the slave side.

An input buffer full interrupt is generated when data are written from the host CPU and an output buffer empty interrupt is generated when data are read by the host CPU.

① Input Buffer

The data on the slave bus are latched in the input buffer when a write request is received from the host CPU. The input buffer value can be read from memory address FFC4H.

② Output Buffer

When a request to drop  $C/\overline{D}$  input to "Low" and read is received from the host CPU, the output buffer value is output to the slave bus. Data are loaded to the output buffer by writing to memory address FFC4H.

## 3 Status Register

This is an 8-bit register. Bits 0, 1 and 2 are read only and indicate the input/output buffer status. Bits  $3\sim7$  are read/write flags that can be freely set by the user.

This value is output to the slave bus when the status register receives a request from the host CPU to set  $C\overline{D}$  input to "High" and read.

#### Input buffer empty/full flag (IBF)

This flag is set to "1" when the host CPU writes to the input buffer and is cleared to "0" when read from the slave side. This flag is initialized to "0" by reset operations.

• Output buffer empty/full flag (OBF)

This flag is set to "1" when data are written to the output buffer and is cleared to "0" when data are read by the host CPU. This flag is initialized to "0" by reset operations.

• C/D flag

The  $C/\overline{D}$  input level is latched when the host CPU writes to the input buffer. This flag is used to determine whether data or commands have been written to the input buffer.

#### UNDER DEVELOPMENT

TMP90C844

# 4. ELECTRICAL CHARACTERISTICS (PRELIMINARY)

### TMP90C844N/TMP90C844F

### 4.1 Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
Vcc	Power supply voltage	-0.5~+7	v
VIN	Input voltage	-0.5~Vcc+0.5	v
Power consumption (at Ta = 85°C)         F 500           N 600			mW
T <sub>SOLDER</sub> Soldering temperature (10 sec)		260	ΰ
Tstg	Storage temperature	- 65 ~ 150	r
TOPR	Operating temperature	- 40 ~ 85	r

#### 4.2 DC Characteristics

Vcc =  $5V \pm 10\%$  TA =  $-20\sim70^{\circ}C(1\sim16MHz)$ Typical values are for TA =  $25^{\circ}C$  and Vcc = 5V.

Symbol	Parameter	Min	Max	Unit	Condition
VIL	Input Low Voltage (P0)	-0.3	0.8	V	
VIL1	P1, P2, P3, P4, P5, P6, P7	- 0.3	0.3Vcc	V	
VIL2	RESET, P45 (INTO)	- 0.3	0.25Vcc	V	
VIL3	EA	- 0.3	0.3	V	
VIL4	X1	- 0.3	0.2Vcc	V	
VIH	Input High Voltage (P0)	2.2	Vcc + 0.3	V	
ViH1	P1, P2, P3, P4, P5, P6, P7	0.7Vcc	Vcc + 0.3	V	
VIH2	RESET, P45 (INTO)	0.75Vcc	Vcc + 0.3	V	
V <sub>IH3</sub>	ĒĀ	Vcc - 0.3	Vcc + 0.3	V	
VIH4	X1	0.8Vcc	Vcc + 0.3	V	
VOL	Output Low Voltage		0.45	V	$I_{OL} = 1.6 \text{mA}$
Voh Voh1 Voh2	Output High Voltage	2.4 0.75Vcc 0.9Vcc		V V V	$I_{OH} = -400 \mu A$ $I_{OH} = -100 \mu A$ $I_{OH} = -20 \mu A$
IDAR	Darlington Drive Current (8 I/O Pins max)	- 1.0	- 3.5	mA	V <sub>EXT</sub> = 1.5V R <sub>EXT</sub> = 1.1 kΩ
lu l	Input Leakage Current	0.02 (Typ)	±5	μA	0.0≤Vin ≤Vcc
ILO	Output Leakage Current	0.05 (Typ)	±10	μA	0.2≤Vin ≤Vcc-0.
lcc	Operating Current (RUN) Idle 1	35 (Typ) 1.5 (Typ)	50 5	mA mA	tosc = 16MHz
	STOP (TA = - 20~70°C) STOP (TA = 0~50°C)	0.2 (Typ)	40 10	μΑ μΑ	$0.2 \le \text{Vin} \le \text{Vcc} - 0.2$
VSTOP	Power Down Voltage (@STOP) (RAM back Up)	2.0	6.0	V	$V_{IL2} = 0.2Vcc,$ $V_{IH2} = 0.8Vcc$
R <sub>RST</sub>	RESET Pull Up Register	50	150	ΚΩ	
CIO	Pin Capacitance		10	pF	testfreq = 1MHz
VTH	Schmitt width (RESET, P45)	0.4	1.0 (Typ)	V	

#### UNDER DEVELOPMENT

#### TMP90C844

### 4.3 AC Characteristics

						0~70℃ (1~16N 16MHz Clock		
Symbol	Parameter		1					Unit
		Min	Max	Min	Max	Min	Мах	
tosc	Oscillation cycle ( = X)	80	1000	80		62.5		ns
tcyc	CLK Period	4X	4X	320		250		ns
t <sub>WH</sub>	CLK High width	2X - 40		120		85		ns
t <sub>WL</sub>	CLK Low width	2X - 40	ļ	120		85		ns
t <sub>AL</sub>	A0~7 effective address $\rightarrow$ ALE fall	0.5X – 15		25		16		ns
t <sub>LA</sub>	ALE fall → A0~7 hold	0.5X - 15		25		16		ns
tLL	ALE Pulse width	X – 40		40		23		ns
tLC	ALE fall $\rightarrow \overline{RD}/\overline{WR}$ fall	0.5X – 30		10		1		ns
tcl	$\overline{\text{RD}}/\overline{\text{WR}}$ rise $\rightarrow$ ALE rise	0.5X – 20		20		11		ns
t <sub>ACL</sub>	A0~7 effective address $\rightarrow \overline{\text{RD}}/\overline{\text{WR}}$ fall	X – 25		55		38		ns
tach	Upper effective address $\rightarrow \overline{\text{RD}}/\overline{\text{WR}}$ fall	1.5X – 50		70		44		ns
t <sub>CA</sub>	$\overline{\text{RD}}/\overline{\text{WR}}$ fall $\rightarrow$ Upper address hold	0.5X - 20		20		11		ns
t <sub>ADL</sub>	A0~7 effective address $\rightarrow$ Effective data input		3.0X – 35		205		153	ns
t <sub>ADH</sub>	Upper effective address $\rightarrow$ Effective data input		3.5X – 55		225		164	ns
t <sub>RD</sub>	$\overline{\text{RD}}$ fall $\rightarrow$ Effective data input		2.0X - 50		110		75	ns
t <sub>RR</sub>	RD Pulse width	2.0X - 40		120		85		ns
t <sub>HR</sub>	$\overline{\text{RD}}$ rise $\rightarrow$ Data hold	0		0		0		ns
t <sub>RAE</sub>	$\overline{\text{RD}}$ rise $\rightarrow$ Address enable	X – 15		65		48		ns
t <sub>WW</sub>	WR pulse width	2.0X - 40		120		85		ns
t <sub>DW</sub>	Effective data $\rightarrow \overline{WR}$ rise	2.0X - 50		110		75		ns
t <sub>WD</sub>	$\overline{\text{WR}}$ rise $\rightarrow$ Effective data hold	0.5X – 10		30		21		ns
tаскн	Upper address $\rightarrow$ CLK fall	2.5X - 50		150		106		ns
tACKL	Lower address $\rightarrow$ CLK fall	2.0X - 50		110		75		ns
tскна	CLK fall → Upper address hold	1.5X – 80		40		13		ns
t <sub>CCK</sub>	$\overline{\text{RD}}/\overline{\text{WR}}$ fall $\rightarrow$ CLK fall	X – 25		55		37		ns
tскнс	CLK fall $\rightarrow \overline{RD}/\overline{WR}$ rise	X - 60		20		2		ns
t <sub>DCK</sub>	Valid data → CLK fall	X – 50		30		12		ns
tcwA	$\overline{\text{RD}/\text{WR}}$ fall $\rightarrow$ Valid $\overline{\text{WAIT}}$	1	X - 40		40		22	ns

150491

ſ

## TOSHIBA

UNDER DEVELOPMENT

#### TMP90C844

		Variable		12.5MH	z Clock	16MHz Clock		Unit
Symbol	Parameter	Min	Max	Min	Max	Min	Max	
tawal	Lower address $\rightarrow$ Valid WAIT		2.0X – 70		90		55	ns
twah	CLK fall $\rightarrow$ Valid WAIT hold	0		0		0		ns
tawah	Upper address $\rightarrow$ Valid WAIT		2.5X – 70		130		86	i ns
tcpw	CLK fall $\rightarrow$ Port Data Output		X + 200		280		262	ns
tPRC	Port Data Input $\rightarrow$ CLK fall	200		200		200		ns
tcpr	CLK fall $\rightarrow$ Port Data hold	100		100		100		ns

AC Measuring Conditions

- Output level : High 2.2V / Low 0.8V,  $C_L = 50 pF$ (However, CL = 100 pF for AD0~7, A8~15, ALE,  $\overline{RD}$ ,  $\overline{WR}$ )
- Input level : High 2.4V/Low 0.45V (AD0~AD7) High 0.8Vcc/Low 0.2Vcc (except for AD0~AD7)

### UNDER DEVELOPMENT

#### TMP90C844

### 4.4 A/D Conversion Characteristics

$Vcc = 5V \pm 10\%$	$TA = -20 \sim 70^{\circ}C$
	$f = 1 \sim 16 MH_{7}$

-				· - ·		
Symbol	Parameter	Min	Тур	·Max	Unit	
V <sub>REF</sub>	Analog reference voltage	Vcc – 1.5	Vcc	Vcc		
AGND Analog reference voltage		Vss	Vss	Vss	1 v	
VAIN	Analog input voltage range	VSS		Vcc	1	
I <sub>REF</sub>	Supply current for analog reference voltage		0.5	1.0	mA	
Error (Quantize error of ±0.5	Total error (TA = 25で,Vcc = V <sub>REF</sub> = 5.0V)			1.0	LSB	
LSB not included)	Total error			2.5		

### 4.5 Zero-Cross Characteristics

#### Vcc=5V±10% TA = -20~70℃ f =1~16MHz

Symbol	Parameter	Condition	Min	Max	Unit
Vzx	Zero-cross detection input	AC coupling C = 0.1μF	1	1.8	VACP - P
A <sub>ZX</sub>	Zero-cross accuracy	50/60 Hz sine wave		135	mV
F <sub>ZX</sub>	Zero-cross detection input frequency		0.04	1	KHz

### 4.6 Timer/Counter Input Clock (TI0, TI2, and TI4)

#### $Vcc = 5V \pm 10\%$ TA = -20~70°C f = 1~16MHz

Symbol	Parameter	Variable	12.	12.5MHz		16MHz	
5911001	l arameter	Min Ma	x Min	Max	Min	Max	Unit
tvck	Clock cycle	8X + 100	740		600		ns
tvckl	Low level clock pulse width	4X + 40	360		290		ns
<sup>t</sup> vскн	High level clock pulse width	4X + 40	360		290		ns

## TOSHIBA

#### UNDER DEVELOPMENT

#### TMP90C844

### 4.7 Interrupt Operation

						f =1~	16MHz	
Symbol		Variable		12.5MHz		16MHz		Unit
	Parameter	Min	Мах	Min	Max	Min	Max	
tINTAL	INT0 low level pulse width ( ])	4X		320		250		ns
tINTAH	INT0 high level pulse width ()	4X		320		250		ns
tINTBL	INT1, INT2 low level pulse width ()	8X + 100		740		600		ns
t <sub>INTBH</sub>	INT1, INT2 high level pulse width ()	8X + 100		740		600		ns

#### Serial Channel Timing – I/O Interface Mode 4.8

(1) **SCLK Input Mode** 

# $Vcc = 5V \pm 10\%$ TA = -20~70°C f = 1~16MHz

 $Vcc = 5V \pm 10\%$  TA =  $-20 \sim 70\%$ 

		Variable		12.5MHz		16MHz		Unit
Symbol	Parameter	Min	Max	Min	Max	Min	Max	
tscy	SCLK cycle	16X		1.28		1		μs
toss	Output data $\rightarrow$ Rising edge of SCLK	t <sub>SCY</sub> /2 5X 50		190		137		ns
tohs	SCLK rising edge → Output data hold	5X - 100		300		212		ns
tHSR	SCLK rising edge → Input data hold	0		0		0		ns
tsrd	SCLK rising edge $\rightarrow$ Effective data input		t <sub>SCY</sub> – 5X – 100		780		587	ns

#### SCLK Output Mode (2)

C	Domono otori	Variable		12.5MHz		16MHz		Unit
Symbol	Parameter	Min	Max	Min	Max	Min	Max	
tscy	SCLK cycle (programmable)	16X	8192X	1.28	655.4	1	512	μs
toss	Output data → SCLK rising edge	t <sub>SCY</sub> - 2X - 50		970		725		ns
tons	SCLK rising edge → Output data hold	2X - 80		80		45		ns
t <sub>HSR</sub>	SCLK rising edge → Input data hold	0		0		0		ns
tsrd	SCLK rising edge $\rightarrow$ Effective data input		t <sub>SCY</sub> – 2X – 150		970		725	ns

#### UNDER DEVELOPMENT

#### TMP90C844

## 4.9 Slave Bus Interface Timing: RD, WR Bus Mode

#### $Vcc = 5V \pm 10\%$ TA = -20~70°C f = 1~16MHz

Symbol	Parameter	Min	Max	Unit
TSAR	$C/\overline{D}$ set up $\rightarrow \overline{SRD}$ fall	20		ns
THRA	$\overline{SRD} \text{ rise} \to C/\overline{D} \text{ hold}$	5		ns
TSCR	$\overline{SCS}$ set up $\rightarrow \overline{SRD}$ fall	0		ns
T <sub>HRC</sub>	$\overline{\text{SRD}}$ rise $\rightarrow \overline{\text{SCS}}$ hold	0		ns
T <sub>WRD</sub>	SRD pulse width	120		ns
T <sub>ARD</sub>	$\overline{\text{SRD}}$ fall $\rightarrow$ effective data output		80	ns
T <sub>∨RB</sub>	$\overline{\text{SRD}}$ rise $\rightarrow$ effective data hold	10	85	ns
T <sub>SAW</sub>	$C/\overline{D}$ set up $\rightarrow \overline{SWR}$ fall	20		ns
T <sub>HWA</sub>	$\overline{\text{SWR}}$ rise $\rightarrow C/\overline{D}$ hold	5		ns
T <sub>SCW</sub>	$\overline{SCS}$ set up $\rightarrow \overline{SWR}$ fall	0		ns
T <sub>HWC</sub>	$\overline{\text{SWR}}$ rise $\rightarrow \overline{\text{SCS}}$ hold	0		ns
T <sub>WWR</sub>	SWR pulse width	120		ns
T <sub>SBW</sub>	effective data input $\rightarrow$ SWR rise	80		ns
Тнуув	$\overline{\text{SWR}}$ rise $\rightarrow$ effective data hold	10		ns

## Slave Bus Interface Timing: DS, R/W Bus Mode

Symbol	Parameter	Min	Max	Unit
T <sub>SAD</sub>	$C/\overline{D}$ set up $\rightarrow \overline{DS}$ fall	20		
T <sub>HDA</sub>	$\overline{\text{DS}}$ rise $\rightarrow C/\overline{D}$ hold	5		
Tscd	$\overline{SCS}$ set up $\rightarrow \overline{DS}$ fall	0		
T <sub>HDC</sub>	$\overline{\text{DS}}$ rise $\rightarrow \overline{\text{SCS}}$ hold	0		
Tsad	R/₩ set up → DS fall	20		
T <sub>HDA</sub>	$\overline{\text{DS}}$ rise $\rightarrow \text{R}/\overline{\text{W}}$ hold	5		
T <sub>WDS</sub>	DS pulse width	120		
T <sub>ADB</sub>	$\overline{\text{DS}}$ fall $\rightarrow$ effective data output		80	
	$\overline{\text{DS}}$ rise $\rightarrow$ effective data hold	10	85	
T <sub>SBD</sub>	effective data input $\rightarrow \overline{\text{DS}}$ rise	80		
Тнов	$\overline{\text{DS}}$ rise $\rightarrow$ effective data hold	10		

## STA Change Timing

X = 1/fosc


Symbol	Parameter	Var	iable	16N	ИНz	Unit
Symbol	Faranteter	Min	Max	Min	Max	
T <sub>RPH</sub>	STA fall after Output Buffer is read		2X + 50		175	ns
TWPH	STA rise after Input Buffer is written		2X + 50		175	ns

## TOSHIBA

UNDER DEVELOPMENT

TMP90C844

## 4.10 Timing Chart





MCU90-646

!

## TOSHIBA

### UNDER DEVELOPMENT






MCU90-647

## UNDER DEVELOPMENT


TMP90C844

## 4.12 Timing Chart for Slave Bus Interface: RD, WR Bus Mode

1) Read Operation



## 2) Write Operation




### UNDER DEVELOPMENT


TMP90C844

## 4.13 Timing Chart for Slave Bus Interface: DS, R/W Bus Mode

## 1) Read Operation



### 2) Write Operation



## TOSHIBA

#### TMP90C844

# 5. TABLE OF SPECIAL FUNCTION REGISTERS (SFRs)

The special function registers (SFRs) include the I/O ports and peripheral control registers allocated to the 56-byte addresses from 0FFC0H to 0FFF7H.

Configuration of the table

Name	Address	7	6		1/	1	0	
					$h_{-}$			→ Read / Write
			-		ヨニ			🗕 Remarks
	Name	Name Address	Name Address 7	Name Address 7 6 1	Name         Address         7         6         1         0			

141190

## 54E D 🔳 9097249 0021226 225 🖬 T053

## **TOSHIBA**

TMP90C844

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P07	P06	P05	P04	P03	P02	P01	P00
P0	Port0	FFC0				R	/w			·
						Input	mode			
			P07C	P06C	P05C	P04C	P03C	P02C	P01C	POOC
POCR	Port0 Control	FFC1				,	W	<b>-</b>		
	Reg.		0	0	0	0	0	0	0	0
	neg.				0: IN	1: OUT (	Select I/O on	bit basis)	· · · · · · · · · · · · · · · · · · ·	
			P17	P16	P15	P14	P13	P12	P11	P10
<b>P</b> 1	Port1	FFC2				R	Ŵ			
						Input	mode			
	0		P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
P1CR	Port1 Control	FFC3				١	N	· · · · · ·		
FICK	Reg.	ino -	0	0	0	0	0	0	0	0
					0: IN	1: OUT (	Select I/O on	bit basis)		•
			P27	P26	P25	P24	P23	P22	P21	P20
P2	Port2	FFC4				R	Ŵ			·
						Input	mode			
			P27C	P26C	P25C	P24C	P23C	P22C	P21C	P20C
Note)	Port2 Control	FFC5								
P2CR	Reg.	rics	0	0	0	0	0	0	0	0
	ittig.				0: IN	1: OUT (	Select I/O on i	bit basis)		
			P37	P36	P35	P34	P33	P32	P31	P30
P3	Port3	FFC6				R	Ŵ	· · _ · · · · · ·		
						Input	mode			
			P37C	P36C	P35C	P34C	P33C	P32C	P31C	P30C
P3CR	Port3 Control	FFC7				1	N			
FJGN	Reg.		0	0	0	0	0	0	0	0
	neg.				0: IN	1: OUT (	Select I/O on	bit basis)	• • • • •	
			ODE	TXDC	SCLKC	RWS	SLAVE	Fixed to "0".	Fixed to "0".	Fixed to "0"
						R/	w	-	•	
	Port2, 3		0	0	0	0	0	0	0	0
P23FR	Function	FFCE	P37control	P37 control	P36 control	P30,31	Slave FNC			
	Reg.		0: CMOS	0: Port	0: Port	control	1: P2 = Bus			
			1: Open	1: TxD	1: SCLK		P30~P34			
	· ·		Drain	output	output	1: DS, R/W	= CTL			
			P47	P46	P45	P44	P43	P42	P41	P40
P4	Port4	FFC8	FFC8 R/W							
						Input	mode			

Note) When P23FR < SLAVE > = "1", setting P2CR register is becomed invalid.

MCU90-651

# TOSHIBA

TMP90C844

54E D 🔳 9097249 0021227 161 🗰 TOS3

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P47C	P46C	P45C	P44C	P43C	P42C	P41C	P40C
P4CR	Port4	FFC9			•		w			
P4CK	Control Reg.	FFC9	0	0	0	0	0	0	0	0
	neg.				0: IN	1: OUT (	Select I/O on	bit basis)		
			ZCE2	ZCE1	-	-	TOSS	TO4S	TO3S	TO1S
			R	/W				R	w	
	Port4		0	0			0	0	0	0
P4FR	Function	FFCF	P47 control	P46control			P43control	P42control	P41control	P40contro
	Reg.		1: ZCD	1: ZCD			0: Port	0: Port	0: Port	0: Port
			Enable	Enable			1: TO5	1: TO4	1: TO3	1: TO1
			P57	P56	-	-	P53	P52	P51	P50
P5	Port5	FFCA	R	R/W					R	
			1	1				İnpi	ut only	
			Combined	Combined			S	hared with a	nalog input	pin
			use WR pin	use RD pin				(AN0	~AN3)	
			SA63	SA62	SA61	SA60	P63	P62	P61	P60
P6	Port6	FFCB		R/	<u>w</u>			R	<u>w</u>	
				Unde	fined			Input	mode	
				Shift Alter	mate reg. 0			ng Motor Co n Generation		}Shared wit
			5A73	SA72	SA71	SA70	P73	P72	P71	P70
63	Dant7	TTEE	1	R/	w			R	Ŵ	
P7	Port7	FFCC		Unde	fined	•		Input	mode	
				Shift Alter	nate reg. 1	<u></u>		ing Motor Co n Generatior		}Shared with
		1	P73C	P72C	P71C	P70C	P63C	P62C	P61C	P60C
	Port6, 7				•		w	•	•	
P67CR	Control	FFCD	0	0	0	0	0	0	0	0
	Reg.			••• •• ••		1: OUT (	Select I/O on	bit basis)	•	• • • •
			PAT1	CCW1	M1M	M1S	PAT0	ccw0	MOM	MOS
		1		<u> </u>		R	/W			• • • •
	Port6, 7		0	0	0	0	0	0	0	0
P67FR	Function	FFD0	0: 8Bit		0: 4Step	0: Port	0: 8Bit		0: 4Step	0: Port
	Reg.	1: 4Bit	rotation 1: Reverse rotation	1: 8Step	1: Step	1: 4Bit	rotation 1: Reverse rotation	1:8Step	1: Step	
				(For port 7)		1		(For port 6)		1

## TMP90C844

Symbol	Name	Address	7	6	5	4	3	2	1	0
				-	-	-	-	RDE	WAITC1	WAITCO
	Denta E								R/W	
P25FR	Port2, 5 Function	FFD1						0	0	0
	Reg.	1101						RD control 1:Always RD output		ate wait nal Wait
			WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	EXF	DRIVE
			R/W						R	R/W
WDMOD	Watch Dog Timer	FFD2	1	0	0	0	0	0	Undefined	0
	Mode Reg.	TT UZ	1: WDT Enable	WDT dete 00: 216/ 01: 218/ 10: 220/ 11: 222/	'fc 'fc	Warming up time 0: 2 <sup>14</sup> /fc 1: 2 <sup>16</sup> /fc	Standby r 00: RU 01: STC 10: IDL 11:	N OP .E1	Inverts each time EXX instruction is executed.	1: To drive the pin even in STOP mode.
	Watch					-	•	<del>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</del>	•	•
WDCR	Dog Timer	FFD3				v	/			
WDCK	Control					-				
	Reg.			B	1H: WDT D	isable Code	4EH: WI	DT Clear Code	e	

TMP90C844

 $\gamma^{*}\gamma^{*}$ 

			6	5	4	3	2	1	0
					-				
8bit Timer	FFD4				N	1			
Negv					Undet	fined			
					-				
8bit Timer	FFD5				N	1			
Regi					Undei	fined			
					-				
8bit Timer	FFD6				Ŵ	1		•	
Keg 2					Undet	fined			
					_	•			
8bit Timer	FFD7				M	1			
Keg 3					Undet	fined			
		T10M1	T10M0	PWM01	PWM00	T1CLK1	T1CLK0	TOCLK1	TOCLKO
				-	R/\	N			
		0	0	0	0	0	0	0	0
Mode Reg.	FFD8	00: 8 Bit	t Timer	00:	-	00: TO	TRG	00: TIO	
		01: <b>16 B</b>	lit Timer	01: 2 <sup>6</sup>	1 PWM	01: ¢T1		01: ¢T1	
		10: 8 Bit	t PPG	10: 27 -	1 Cycle	10: øT1	6	10: øT4	
		11: 8 Bi		11: 2 <sup>8</sup>	1		56	11: ¢T1	6
		T23M1	T23M0	PWM21	PWM20	T3CLK1	T3CLK0	T2CLK1	T2CLK0
Timer 2 2				-	RA	N			
-	FED9	0	0	0	0	0	0	0	0
mode neg.	1105	00: 8 Bit	Timer	00:	-	00: TO2	TRG	00: TI2	
		01: 16 B	it Timer	•		•			
	•			:	-				
				1					
									TFF1IS
8bit Timer	FFDA	<u> </u>	/						
Flip-Flop			·						0
Control							:		1:
Reg.									Inverts by timer 0.
					umerz.		:		umer v.
		11. Doi			TARLIN				TORUN
Timer Run					: '-1.01				
	FFDC			0	0			0	0
Reg.					۰				
					i i cacure.				
		M1T	<u></u>				TR4DE	TR2DE	TRODE
Timer Reg.		R/W						R/W	
Double		0					0	0	0
Buffer	FFDB								
Control Reg.		1: Timer 4					Doi 0: [	uble Buffer C Double Buffe	r Disable
	Reg 0 8bit Timer Reg 1 8bit Timer Reg 2 8bit Timer Reg 3 Timer 0, 1 Mode Reg. Timer 2, 3 Mode Reg. 8bit Timer Flip-Flop Control Reg. Timer Run Control Reg. Timer Reg. Double Buffer Control	Reg 0FFD48bit Timer Reg 1FFD58bit Timer Reg 2FFD68bit Timer Reg 3FFD77imer 0, 1 Mode Reg.FFD87imer 0, 1 Mode Reg.FFD87imer 2, 3 Mode Reg.FFD98bit Timer Flip-Flop Control Reg.FFD97imer Run Control Reg.FFDC7imer Run Control Reg.FFDCTimer Run Control Reg.FFDCTimer Run Control Reg.FFDB	Reg 0       FFD4         8bit Timer Reg 1       FFD5         8bit Timer Reg 2       FFD6         8bit Timer Reg 3       FFD7         8bit Timer Reg 3       FFD7         710M1       0         710M1       <	Reg 0         FFD4           Bbit Timer Reg 1         FFD5           Bbit Timer Reg 2         FFD6           Bbit Timer Reg 3         FFD7           Bbit Timer Reg 3         FFD7           Timer 0, 1 Mode Reg.         FFD8           FFD8         0           0         0	Reg 0         FFD4           Bbit Timer Reg 1         FFD5           Bbit Timer Reg 2         FFD6           Bbit Timer Reg 3         FFD7           Timer 0, 1 Mode Reg.         FFD7           FFD8         0         0           0         0         0	Reg 0         FFD4         Undef           Bbit Timer Reg 1         FFD5	Reg 0         IFD4         VV           Bbit Timer Reg 1         FFD5	Reg 0         FFD4         Undefined           Bbit Timer Reg 1         FFD5	Reg 0         FFD4         Undefined           Bbit Timer Reg 1         FFD5         Undefined           Bbit Timer Reg 2         FFD6

MCU90-654



## TOSHIBA

TMP90C844

Symbol	Name	Address	7	6	5	4	3	2	1	0
							_			
CAP1L		FFEO					R			
	Capture					Unde	fined			
	Reg. 1						_		········	<u> </u>
CAP1H		FFE1					R .			
						Unde	fined			
CADOL										
CAP2L	Continue	FFE2					R fined			
	Capture Reg. 2		·							
CAP2H	-	FFE3					R		·	
C-0 211		1123					fined	-		
					· · · · ·		_	·····		
TREG4L		FFEO					N	·		
	16Bit Timer					Unde	fined			
	Reg. 4								··········	
TREG4H		FFE1				١	N			
						Unde	fined			
							<b></b>			· · ·
TREG5L		FFE2				١	N			
	16Bit Timer Reg. 5					Unde	fined			
	neg. J									
TREG5H		FFE3				۱	V			
							fined		·	
			CAP2T5	EQ5T5	CAPIIN	CAPM1	CAPM0	CLE	T4CLK1	T4CLK0
	10011 71		R/\		W	<del>}</del>	<u>w</u>	R/W	R/V	
	16Bit Timer Mode	FFE4	0	0	—	0	0	0	0	0
T4MOD	Reg. 5	FF 5 4	TFF5 inversi	on trigger	0: Soft-	Capture Ti 00: Dis			Timer 4 Cloc 00: Ti4	k
			0: Disable	e trigger	Capture		↑T15 ↑	Clear	00: 1/4 01: øT1	
			1: Enable				↑TI4 J	Enable	10: ¢T4	
							1 🕇 TFF1 👃		11: ¢T16	5
			TFF5C1	TFF5C0	CAP2T4	CAP1T4	EQ5T4	EQ4T4	TFF4C1	TFF4C0
			N	1		R/	w		w	
TARECO	16Bit Timer			-	0	0	0	0		
T4FFCR	F/F Control Reg. 5	FFE5	00: Invert T			TFF4 invers	ion trigger		00: Invert TF	F4
			01: Set TFF5				le trigger		01: Set TFF4	
			10: Clear TF			1: Enab	le trigger		10: Clear TFI	
			11: Don't Ca	are					11: Don't Ca	re

\*) CAP1 and TREG4 as well as CAP2 and TREG5 are allocated to the same address.

54E D 🛲 9097249 0021231 692 🛲 0/343

## TOSHIBA

TMP90C844

Symbol	Name	Address	7	6	5	4	3	2	1	0
		· · · <u>·</u> · ·	TB8	Fixed to "0"	RXE	wu	SM1	SM0	SC1	SC0
			·			RA	N	<u></u>		
SCMOD	Serial Channel	FFE6	Undefined	0	0	0	0	0	0	0
201102	Mode		Transmiss-		1: Receive	1: Wake Up	00: I/O I	Interface	00: TO	2TRG
	Reg.		ion bit-8		Enable	Enable	01: UAF	RT 7Bit	01: BR	G Mode.
			data				10: UAF	RT 8Bit	10: ¢1	
					<u> </u>		11: UA	RT 9Bit	11:-	<u>.</u>
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKC	100
	Serial		R	R/	w	R (Cleare	d to "0" by I	reading)	R	w
SCCR	Channel	FFE7	Undefined	0	0	0	0	0	0	0
	Control		Bit 8 of	Parity	1: Parity		1: Error		0: SCLK	0: SCLK
:	Reg.		receiving	0: Odd	Enable	Overrun	Parity	Framing		output
			data	1: EVEN					:	1: SCLK
									(")	input
	Serial		RB7	RB6	RB5	RB4	RB3	RB2	RB1	RBO
SCBUF	Channel	FFE8	TB7	TB6	TB5	TB4	твз	TB2	TB1	T80
	Buffer Reg.				R (F	Receiving) /W	(Transmissie	on)		
						Undef	ined			
	A/D		EOCF	ADBF	REPET	SCAN	ADCS	ADS	ADCH1	ADCH0
ADMOD	Converter	FFEF	· · · · ·	٦	R/W	R/W	R/	W	R	NV .
	Mode Reg.		0	0	0	0	0	0	0	0
			1: END	1: BUSY	1: Repeat	1: Scan	1: Low	1: START	Analog Inp	out
					Mode Set	Mode Set	speed mode		Channel Se	elect
	A/D						_			
ADREG0	Result	FFFO				R				
	Reg. 0									
	A/D						_			
ADREG1	Result	FFF1				R				
	Reg.1						_			
· · · · · · · · · · · · · · · · · · ·	A/D	· · · · · · · ·	<b> </b>							
ADREG2		FFF2		<u></u>		R				
	Reg.2									
ADREG3	A/D Result	FFF3				R				
	I Nesure	гггэ	1				•			

54E D 🗰 9097249 0021232 529 🖿 TOS3

## TOSHIBA

TMP90C844

Symbol	Name	Address	7	6	5	4	3	2	1	0
			Fixed to "0"		BG1	BG0	PS3	PS2	PS1	PS0
	Baud						R/	w	· · · ·	
DOCOD	Rate		0		0	0	0	0	0	0
BRGCR	Generater Control Reg.	FFE9			00: fc/4 01: fc/1 10: fc/6 11: fc/2	6 4	Divi	ded frequen	cy from pres	aler
			IET4	IE1	IET5	IE2	IERX	IETX	Fixed to "0"	Fixed to "0"
INTEL		FFF4				R	w			
		FFF4	0	0	0	0	0	0	0	0
	Interrupt	:		1: E	nable		0: Disa	able		
	Enable			EDGE	ADIS	IE0	IETO	IET1	*IET2	IET3
	Mask Reg.			R/W	R/W		•	R/W		•
INTEH	neg.			0	0	0	0	0	0	0
		FFF5		INT0 0: Level 1: EDGE	1: INTAD	1:	Enable		0: Disable	
			DET4	DE1	DET5	DE2	DERX	DETX	Fixed to "0"	Fixed to "0"
DMAEL		FFF6				R/	Ŵ			•
		FFFO	0	0	0	0	0	0	0	0
	Micro			1: E	nable		0: Disa	ble		····
	DMA					DE0	DETO	DET1	DET2	DET3
	Enable Reg.	FFF7					•	R/W	•	*
DMAEH	neg.	FFF/				0	0	0	0	0
						1: Enal	ble	0: Disab	le	
			EXT			1RF0	IRFTO	IRFT1	IRFT2	IRFT3
								R	·	
			0			0	0	0	0	0
IRFH (P1FR)	Interrupt Request Flag & IRF	FFEB	P1 control 0: I/O Port 1: Address					upt Requestupt being re		
	Clear		IRFT4	IRF1	IRFT5	IRF2	IRFRX	IRFTEX	IRFFUL	IRFEMP
		FFEA			R (Only IR	F clear code	can be used	to write)		
IRFL		FFEA	0	0	0	0	0	0	0	0
			1	: Interrupt b	eing requeste	ed (IRF is cle	ared to "0" b	y writing IR	F clear code.)	
			U7	U <sub>6</sub>	U <sub>5</sub>	U4	C/D	U <sub>2</sub>	IBF	OBF
	Slave			R/			R	R/W		2
STATUS	Status	FFEE	0	0	0	0	0	0	0	0
	Reg.			· ·	Flag		C/D Flag		Input Buffer Full	Output Buffer Full Flag

MCU90-657

TMP90C844

Address	Symbol	Address	Symbol
FFC0	PO	FFEO	CAP1L/TREG4L
FFC1	POCR	FFE1	CAP1H/TREG4H
FFC2	P1	FFE2	CAP2L/TREG5L
FFC3	P1CR	FFE3	CAP2H/TREG5H
FFC4	P2	FFE4	T4MOD
FFC5	P2CR	FFE5	T4FFCR
FFC6	P3	FFE6	SCMOD
FFC7	P3CR	FFE7	SCCR
FFC8	P4	FFE8	SCBUF
FFC9	P4CR	FFE9	BRGCR
FFCA	P5	FFEA	IRFL
FFCB	P6	FFEB	IRFH
FFCC	P7	FFEC	(Reserved)
FFCD	P67CR	FFED	(Reserved)
FFCE	P23FR	FFEE	STATUS
FFCF	P4FR	FFEF	ADMOD
FFD0	P67FR	FFF0	ADREG0
FFD1	P25FR	FFF1	ADREG1
FFD2	WDMOD	FFF2	ADREG2
FFD3	WDCR	FFF3	ADREG3
FFD4	TREGO	FFF4	INTEL
FFD5	TREG1	FFF5	INTEH
FFD6	TREG2	FFF6	DMAEL
FFD7	TREG3	FFF7	DMAEH
FFD8	T01MOD		
FFD9	T23MOD		
FFDA	TFFCR		• <b>#</b> * *
FFDB	TRDC		
FFDC	TRUN		
FFDD	(Reserved)		
FFDE	(Reserved)		
FFDF	(Reserved)		

Writing to the (Reserved) register is disabled.